NDLI: Reconfigurable Hardware Implementations for Lifting-Based DWT Image Processing Algorithms

Content Provider	IEEE Xplore Digital Library
Author	Khanfir, S. Jemni, M.
Copyright Year	2008
Description	Author affiliation: Res. Unit of Technol. of Inf. & Commun., Ecole Super. des Sci. et Tech. de Tunis, Tunis (Khanfir, S.; Jemni, M.)
Abstract	A novel fast scheme for Discrete Wavelet Transform (DWT) was lately introduced under the name of lifting scheme. This new scheme presents many advantages over the convolution-based approach. For instance it is very suitable for parallelization. In this paper we present two new FPGA-based parallel implementations of the DWT lifting-based scheme. The first implementation uses pipelining, parallel processing and data reuse to increase the speed up of the algorithm. In the second architecture a controller is introduced to deploy dynamically a suitable number of clones accordingly to the available hardware resources on a targeted environment. These two architectures are able of processing large size incoming images or multi-framed images in real-time. The simulations driven on a Xilinx Virtex-5 FPGA environment has proven the practical efficiency of our contribution. In fact, the first architecture has given an operating frequency of 289 MHz, and the second architecture demonstrated the controllerpsilas capabilities of determining the true available resources needed for a successful deployment of independent clones, over a targeted FPGA environment and processing the task in parallel.
Starting Page	283
Ending Page	290
File Size	528050
Page Count	8
File Format	PDF
ISBN	9780769532875
DOI	10.1109/ICESS.2008.78
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-07-29
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Wavelet transforms DWT FPGA Random access memory Image Processing Transforms Computer architecture Filtering algorithms Hardware Discrete wavelet transforms Lifting Reconfigurable
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reconfigurable architecture for lifting based discrete wavelet transform

Pipelined architecture for FPGA implementation of lifting-based DWT

High-Speed FPGA Implementation for DWT of Lifting Scheme

An Efficient Architecture for Lifting-Based Forward and Inverse Discrete Wavelet Transform

The lifting-based DWT filter hardware design for JPEG2000

An efficient line based VLSI architecture for 2D lifting DWT

High Performance Hardware Implementation Architecture for DWT of Lifting Scheme

A line-based, memory efficient and programmable architecture for 2D DWT using lifting scheme

Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method

Reconfigurable Hardware Implementations for Lifting-Based DWT Image Processing Algorithms

Similar Documents

Reconfigurable architecture for lifting based discrete wavelet transform

Pipelined architecture for FPGA implementation of lifting-based DWT

High-Speed FPGA Implementation for DWT of Lifting Scheme

An Efficient Architecture for Lifting-Based Forward and Inverse Discrete Wavelet Transform

The lifting-based DWT filter hardware design for JPEG2000

An efficient line based VLSI architecture for 2D lifting DWT

High Performance Hardware Implementation Architecture for DWT of Lifting Scheme

A line-based, memory efficient and programmable architecture for 2D DWT using lifting scheme

Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method

Reconfigurable Hardware Implementations for Lifting-Based DWT Image Processing Algorithms