NDLI: Experimental testing of asymmetric underwater acoustic networks

Content Provider	IEEE Xplore Digital Library
Author	Vilaipornsawai, U. Silva, A. Jesus, S.M.
Copyright Year	2014
Description	Author affiliation: LARSys, Univ. of Algarve, Faro, Portugal (Vilaipornsawai, U.; Silva, A.; Jesus, S.M.)
Abstract	The coordinated operation of multiple vehicles within the framework of multipoint non-cabled observatories and offshore activities sprung the necessity for complex underwater acoustic networks (UANs). An example of such UAN consisting of fixed and mobile underwater nodes, was recently developed and tested at sea. A star-shaped network topology was adopted, where wide area network (WAN) integration was ensured through an asymmetric underwater master node composed of an acoustic modem, for low-data-rate downlink from WAN to UAN, and a multiple receiver antenna for single-input-multiple-output (SIMO) high-priority high-data-rate uplink, from UAN to WAN. This paper focuses on the performance of the high-priority SIMO uplink combining multichannel geometry-adapted passive Time Reversal (pTR) and single Decision Feedback Equalizer (DFE) nomenclatureDFEDecision Feedback Equalizer. High data-rate and sustainable communications for mobile and fixed nodes were considered. Two experimental data sets were used: one from the UAN10 sea trial (Pianosa island, Italy, September 2010) for a moving source and UAN11 (Trondheim Fjord area, Norway, May 2011) for a fixed source. BPSK/QPSK signaling, data-rate upto 4000 bps and a source speed upto 0.5 m/s, were considered for carrier frequencies ranging from 5kHz to 25.6kHz. Temporal coherence is shown to be a key factor, determining the performance of pTR-based techniques. Moreover, the geometry-adapted pTR is shown to sustain the temporal coherence in case of geometry changes.
Starting Page	118
Ending Page	123
File Size	1151984
Page Count	6
File Format	PDF
ISBN	9781479950492
e-ISBN	9781479950515
DOI	10.1109/CCE.2014.6916690
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-07-30
Publisher Place	Vietnam
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Wide area networks Wireless communication Bit error rate World Wide Web Binary phase shift keying Phase locked loops Middleware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in