NDLI: Recent status on Nano CMOS and future direction

Content Provider	IEEE Xplore Digital Library
Author	Iwai, H.
Copyright Year	2006
Description	Author affiliation: Frontier Collaborative Res. Center, Tokyo Inst. of Technol., Yokohama (Iwai, H.)
Abstract	Recently, CMOS downsizing has been accelerated very aggressively in both production and research level, and even transistor operation of a 5 nm gate length CMOS was reported in a conference. However, many serious problems are expected for implementing small-geometry MOSFETs into large scale integrated circuits even for 45 nm technology node, and it is still questionable if we can successfully introduce sub-10 nm CMOS LSIs into market, because the problems expected at this moment - such as $I_{on}/I_{off}$ ratio, current drive, variation in the electrical characteristics, concerns for the yield, reliability and manufacturing cost. Considering the above situation, we formed a leading research group for future ultra-low power nano-CMOS technology in 2003 - 2006, by the Special Coordination Funds for Promoting Science and Technology sponsored by Ministry of Education, Culture, Sports, Science and Technology, Japan, in order to conduct nano-CMOS studies in advance to provide possible solutions to the future expected problems. The conclusion obtained by the group study was that, in the Nano-CMOS era, aggressive introduction of new materials, processes, structures, and operation concepts is required to solve the problems. Also, new physical analysis technique and physical model in order to predict and explain the atomic scale phenomena and properties at the new material interfaces are important. Unfortunately, there are no candidates among the so-called 'beyond CMOS' new devices, which are believed to really replace CMOS transistors usable for the products of highly integrated circuits within 20 years. Thus, our opinion is that we need to still continue CMOS based transistors - CMOS with FinFET, Nanowire FET, and even CNTFET - with 'More Moore' approach with combining that of 'More than Moore'.
Starting Page	1
Ending Page	5
File Size	118245
Page Count	5
File Format	PDF
ISBN	9781424406036
DOI	10.1109/IWNC.2006.4570971
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-01-30
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Integrated circuit technology limitation scaling Educational technology Large scale integration beyond CMOS MOSFETs Materials science and technology CMOS downsizing Production Electric variables CMOS technology CMOS integrated circuits post Si Acceleration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

CMOS technology future

Future of CMOS technology

Current status and future of advanced CMOS technologies-digital and analog aspect

CMOS scaling for sub-90 nm to sub-10 nm

Implications of voltage and dimension scaling on CMOS testing: the multidimensional testing paradigm

CMOS downscaling and process induced damages

CMOS scaling toward sub-10 nm regime

Future of Nano-CMOS Technology and Its Production

Bus Controlled Power Driver Circuit

Recent status on Nano CMOS and future direction

Similar Documents

CMOS technology future

Future of CMOS technology

Current status and future of advanced CMOS technologies-digital and analog aspect

CMOS scaling for sub-90 nm to sub-10 nm

Implications of voltage and dimension scaling on CMOS testing: the multidimensional testing paradigm

CMOS downscaling and process induced damages

CMOS scaling toward sub-10 nm regime

Future of Nano-CMOS Technology and Its Production

Bus Controlled Power Driver Circuit

Recent status on Nano CMOS and future direction