NDLI: Using dynamic partial reconfiguration approach to read sensor with different bus protocol

Content Provider	IEEE Xplore Digital Library
Author	Ibala, C.S. Arshak, K.
Copyright Year	2009
Description	Author affiliation: PAE Logic Drive, XILINX, Dublin, Ireland (Ibala, C.S.) \|\| Dept. Electronic and Computer Eng, University of Limerick; Ireland (Arshak, K.)
Abstract	The aim of this paper is to present an efficient design approach called Partial Reconfiguration to design a sensors reading system for road safety. The soaring price of energy has lead designers to think of new approach to reduce the FPGA device utilization therefore the power consumption. The Partial Reconfiguration flow can exponentially increase the functionality of a single FPGA allowing a system to be implemented with fewer and smaller devices than otherwise require. The Partial Reconfiguration (PR) is a Feature that allows multiple design modules to time share physical resources. The partial reconfiguration module (PRM) can be swapped on the fly while the based design continues to operate. A Virtex 5 board an ICAP (Internal Configuration Access Port), ISE (Integrated Software Environment) 9.2 Service Pack 4 with the Partial Reconfiguration layout PR7, XPS (Xilinx Platform Studio) 9.2 Service Pack 2, PlanAhead 10.1.6 and Chipscope 9.2 Service Pack 4 will be used to demonstrate how useful that flow can be to read a certain number of sensors at different times for different applications.
Starting Page	175
Ending Page	179
File Size	605214
Page Count	5
File Format	PDF
ISBN	9781424427864
DOI	10.1109/SAS.2009.4801801
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-02-17
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Protocols Transmitters USA Councils Reconfigurable logic Sensor systems and applications Logic design Synthetic aperture sonar Field programmable gate arrays Logic devices Signal design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in