NDLI: SEMCS: A Precise Memory-Hierarchy Simulation Framework on Parallel Full-System Simulator

Content Provider	IEEE Xplore Digital Library
Author	Junjie Wu Xiaohui Pan Guanghui Liu Xuejun Yang
Copyright Year	2009
Abstract	The memory wall problem makes researches on memory hierarchy more and more important. And in these researches, software simulation plays a significant role. To model the real runtime environment, full-system simulators have been widely used. However, researchers are often perplexed by the precise problem when they run a parallel program on a full-system multi-core simulator, especially in multiple configurations. Because the influence arising from operating system and the relative execution speed of parallel threads often make the performance of target programs uncertain. To solve the precise problem, this paper proposes a Single-Execution Multi-Configuration Simulation framework (SEMCS). Then we design and implement a Simics module, called Trans-multicast using the SEMCS framework. Finally, we test a benchmark from SPEComp2001 on a four-core processor in three memory hierarchy configurations. And the result has verified the effectiveness of the SEMCS framework.
Starting Page	192
Ending Page	196
File Size	244416
Page Count	5
File Format	PDF
ISBN	9780769536798
DOI	10.1109/ICIE.2009.220
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-07-10
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Memory Hierarchy Full-system Computational modeling Computer simulation Cache memory Laboratories Read-write memory Parallel Yarn Concurrent computing Distributed processing Operating systems Simulation Multi-core Testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in