NDLI: Analysis, modeling and optimization of transmission gate delay

Content Provider	IEEE Xplore Digital Library
Author	Mondal, S.A. Talapatra, S. Rahaman, H.
Copyright Year	2011
Description	Author affiliation: School of VLSI Technology, Bengal Engineering and Science University, Shibpur, India (Mondal, S.A.; Talapatra, S.; Rahaman, H.)
Abstract	Due to relatively constant and low resistive path between input and output, Transmission gate (TG) logic offers less delay compared to other logic styles without threshold drop while keeping low transistor count. Apart from transition time, the load impedances and initial conditions on internal node capacitances, the critical delay of TG logic depends on chain-length (n) of the circuit and shows quadratic dependency on chain-length. This necessitates buffer insertion at depth 3 or 4 for chain of transmission gate in the current analysis methodology. In this paper, the dependency on two more factors such as fan-out and input-pattern are discussed. We show that the delay is dynamic and exponential depending on input-pattern and fan-out respectively. As a consequence, the insertion of buffer at proper depth is necessary for different fan-out configuration. A restoring mode transmission gate (RMTG) XOR gate is proposed which shows little dependency on fan-out and input patterns thereby eliminate the complexity of buffer insertion. The Spice simulation in 180nM UMC Technology shows that our proposed RMTG XOR is 13.21% and 31.34% faster, 51.63% and 1.72% power efficient compared to the conventional CMOS XOR and TG XOR respectively for a load capacitance of 10 fF. Our proposed model consumes less hardware compared to the conventional CMOS XOR.
Starting Page	246
Ending Page	253
File Size	289084
Page Count	8
File Format	PDF
ISBN	9781457701450
e-ISBN	9781457701443
DOI	10.1109/ASQED.2011.6111754
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-07-19
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	RMTG restoring-mode Delay fan-out CMOS TG current-inheritance Logic gates Capacitance CMOS integrated circuits load-accumulation transmission-mode Mathematical model Integrated circuit modeling Load modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An analytical delay model for CMOS Inverter-Transmission Gate structure

Delay model for static CMOS complex gates

Transmission gate delay models for circuit optimization

An accurate current source model for CMOS based combinational logic cell

Current source model of combinational logic gates for accurate gate-level circuit analysis and timing analysis

An efficient current-based logic cell model for crosstalk delay analysis

Analytical logical effort formulation for minimum active area under delay constraints

Design of Power Reversible Comparators with Different Technologies

Time delay calculation in current-mode circuits

Analysis, modeling and optimization of transmission gate delay

Similar Documents

An analytical delay model for CMOS Inverter-Transmission Gate structure

Delay model for static CMOS complex gates

Transmission gate delay models for circuit optimization

An accurate current source model for CMOS based combinational logic cell

Current source model of combinational logic gates for accurate gate-level circuit analysis and timing analysis

An efficient current-based logic cell model for crosstalk delay analysis

Analytical logical effort formulation for minimum active area under delay constraints

Design of Power Reversible Comparators with Different Technologies

Time delay calculation in current-mode circuits

Analysis, modeling and optimization of transmission gate delay