NDLI: FPGA implementation of fuzzy logic elevator group controller with traffic based system

Content Provider	IEEE Xplore Digital Library
Author	Kumar Patjoshi, R. Kanta Mohapatra, K.
Copyright Year	2010
Description	Author affiliation: Electronics and Communication Engineering, National Institute of Technology, Rourkela, India (Kumar Patjoshi, R.; Kanta Mohapatra, K.)
Abstract	This paper present an implementation of fuzzy logic controller (FLC) on a field programmable gate array (FPGA) system for managing the traffic of two or more elevator group control system. The proposed design responds to a new hall call by determining the most suitable car based on an evaluation function computed for each car. The car with the lowest value of evaluation function is selected to serve the hall call. This proposed approach is based on an algorithm that consists of two parameters, first parameter is the estimated arrival time to the floor where the hall call occurs, second parameter is the floor priority coefficients (Ki). Simulation is carried out by considering three inputs i.e. average waiting time (AWT), power consumption (PC), and floor traffic (FT). During the hours of low passenger traffic, high fuzzy control values resulted in the cars to be positioned at the floors to which high priority values are assigned. When the passenger traffic is high, the low fuzzy control values reduce the importance of priority of floors, rather the estimated arrival time is to be minimized.
Starting Page	366
Ending Page	371
File Size	2258432
Page Count	6
File Format	PDF
ISBN	9781424466511
e-ISBN	9781424466535
DOI	10.1109/ICIINFS.2010.5578678
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-29
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Floor Traffic (FT) Fuzzy control Power demand FEGCS Average Waiting Time (AWT) Simulation Power Consumption (PC) Control systems Elevators Floors Field programmable gate arrays Floor priority
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in