NDLI: An improved high speed fully pipelined 500 MHz 8×8 baugh wooley multiplier design using 0.6 μm CMOS TSPC logic design style

Content Provider	IEEE Xplore Digital Library
Author	Asati, A. Chandrashekhar
Copyright Year	2008
Description	Author affiliation: EEE Group, Birla Inst. of Technol. & Sci., Pilani (Asati, A.) \|\| Central Electron. Eng. Res. Inst., Pilani (Chandrashekhar)
Abstract	The Array multipliers are generally preferred for smaller operand sizes due to their simpler VLSI implementations, in-spite of their linear time complexity. The tree multipliers have time complexity of O (log n) but are unsuitable for VLSI implementation since they require larger total routing length, which may degrade performance. The properties of simpler VLSI implementation can be combined with fully pipelined circuit design using CMOS TSPC (true single phase clock) logic design style to improve throughput of array multipliers. In this paper an improved high speed, fully pipelined 8times8 signed Baugh Wooley multiplier circuit has been designed and implemented using CMOS TSPC logic in 0.6 mum, N-well CMOS process (SCN_SUBM, lambda=0.3) of MOSIS utilizing optimized TSPC logic cells. The simulation results after parasitic extraction show that the inputs can be applied every clock and it can produce correct output after 17 clock cycles at 500 MHz clock rate. Thus the throughput of $500times10^{6}$ multiplication per second is achieved using TSPC based fine grain pipelining. By designing and using novel TSPC full adder cell, our Baugh Wooley multiplier implementation shows large reduction in transistor count, average power and delay as compared to an implementation by Robert Rogenmoser and Qiuting Huang. The total transistor count, average power and maximum instantaneous power are indicated in comparison table.
Starting Page	1
Ending Page	6
File Size	236362
Page Count	6
File Format	PDF
ISBN	9781424428069
DOI	10.1109/ICIINFS.2008.4798406
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-12-08
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	complexity Very large scale integration Throughput CMOS process Routing Logic design pipelining Phased arrays Degradation CMOS logic circuits clock cycles TSPC Baugh-Wooley Circuit synthesis operand size Clocks array-multipliers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient design of Baugh-Wooley multiplier in Quantum-Dot Cellular Automata

Design of Baugh Wooley and Wallace tree multiplier using two phase clocked adibatic static CMOS logic

A High-Speed Baugh-Wooley Multiplier Design Using Skew-Tolerant Domino Techniques

Design of Compact Baugh-Wooley Multiplier Using Reversible Logic

Design and implementation of very high speed unique multiplier unit for signed and unsigned numbers

Design of baugh wooley multiplier using hpm reduction tree technique.

A 400 MHz wave-pipelined 8/spl times/8-bit multiplier in CMOS technology

A Novel Signed Array Multiplier

Power-efficient pipelined reconfigurable fixed-width Baugh-Wooley multipliers

An improved high speed fully pipelined 500 MHz 8×8 baugh wooley multiplier design using 0.6 μm CMOS TSPC logic design style

Similar Documents

Efficient design of Baugh-Wooley multiplier in Quantum-Dot Cellular Automata

Design of Baugh Wooley and Wallace tree multiplier using two phase clocked adibatic static CMOS logic

A High-Speed Baugh-Wooley Multiplier Design Using Skew-Tolerant Domino Techniques

Design of Compact Baugh-Wooley Multiplier Using Reversible Logic

Design and implementation of very high speed unique multiplier unit for signed and unsigned numbers

Design of baugh wooley multiplier using hpm reduction tree technique.

A 400 MHz wave-pipelined 8/spl times/8-bit multiplier in CMOS technology

A Novel Signed Array Multiplier

Power-efficient pipelined reconfigurable fixed-width Baugh-Wooley multipliers

An improved high speed fully pipelined 500 MHz 8×8 baugh wooley multiplier design using 0.6 μm CMOS TSPC logic design style