NDLI: A field programmable gate array implementation for biomedical system-on-chip (SoC)

Content Provider	IEEE Xplore Digital Library
Author	Thamrin, N.M. Haron, M.A. Ruslan, F.A.
Copyright Year	2011
Description	Author affiliation: Faculty of Electrical Engineering, UiTM Malaysia, 40450 Shah Alam, Selangor, Malaysia (Thamrin, N.M.; Haron, M.A.; Ruslan, F.A.)
Abstract	Medical imaging has become essential in health industry. It becomes crucial during on-line or off-line data transmission between healthcare institutions. Larger image requires more spaces to be saved and more time to be loaded. Thus, in this paper, an artificial neural network is chosen to quantize the image into smaller number of colour palettes to reduce its size. A modified Kohonen Self-Organizing Maps algorithm is applied for hardware implementation. The Euclidean calculation in typical Kohonen algorithm is replaced with Manhattan Distance calculation to accelerate the computation in hardware implementation. In this research, the KSOM Processing Element CoProcessor hardware implementation, it consists of two main modules namely Datapath Unit (DPU) module and Control Unit (CU) module. The coprocessor is tested with one RGB colour input and three initial weights or desired palettes with three iterations. From the simulation testing, it took 480 nanoseconds to complete three iterations.
Starting Page	187
Ending Page	191
File Size	833514
Page Count	5
File Format	PDF
ISBN	9781612844145
e-ISBN	9781612844138
DOI	10.1109/CSPA.2011.5759870
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-03-04
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Image color analysis Quantization Hardware Field Programmable Gate Array-based biomedical application Medical Imaging Copper Field programmable gate arrays Kohonen Self-Organizing Maps Coprocessors Biomedical imaging
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware design of a color quantization with self-organizing map

Tissue characterization of the prostate using Kohonen-maps

Implementation of medical image processing algorithm on reconfigurable hardware

Low Cost HIV Testing System for Tele-Health Applications

System on chip implementation of 1-D wavelet transform based denoising of fiber optic gyroscope signal on FPGA

A high performance alternating projections image demosaicing hardware

Reconfigurable Technology-Based HIV Testing System

Parallel FPGA implementation of self-organizing maps

A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs

A field programmable gate array implementation for biomedical system-on-chip (SoC)

Similar Documents

Hardware design of a color quantization with self-organizing map

Tissue characterization of the prostate using Kohonen-maps

Implementation of medical image processing algorithm on reconfigurable hardware

Low Cost HIV Testing System for Tele-Health Applications

System on chip implementation of 1-D wavelet transform based denoising of fiber optic gyroscope signal on FPGA

A high performance alternating projections image demosaicing hardware

Reconfigurable Technology-Based HIV Testing System

Parallel FPGA implementation of self-organizing maps

A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs

A field programmable gate array implementation for biomedical system-on-chip (SoC)