NDLI: Economical Duplication Based Task Scheduling for Heterogeneous and Homogeneous Computing Systems

Content Provider	IEEE Xplore Digital Library
Author	Agarwal, A. Kumar, P.
Copyright Year	2009
Description	Author affiliation: Department of Electronics & Computer Engineering Indian Institute of Technology, Roorkee (India) aamitdec@iitr.ernet.in (Agarwal, A.) \|\| Department of Electronics & Computer Engineering Indian Institute of Technology, Roorkee (India) padamfec@iitr.ernet.in (Kumar, P.)
Abstract	Task duplication based scheduling algorithms generate shorter schedules without sacrificing efficiency but leave the computing resources over consumed due to the heavily duplications. In this paper, we try to optimize the duplications after generating a schedule without affecting the overall schedule length (makespan). Here, we suggested two workflow scheduling algorithms with economical duplication i.e. Reduced Duplication for homogeneous systems (RD) and Heterogeneous Economical Duplication (HED) for heterogeneous systems respectively. In these algorithms, a static task schedule is generated using an insertion-based task-duplication scheduling strategy and try to optimized by removing some duplicated tasks in the schedule whose removal does not affect the makespan adversely. Further, in some situations, the earlier schedule of a task becomes unproductive after it has been duplicated later on different processor(s). The algorithms investigate and remove such schedules in order to reduce processor consumption. Removing such useless tasks generate larger scheduling holes in the schedule, which can be better utilized for scheduling other parallel and distributed applications such as in grid environment. The simulation results show that RD and HED algorithms generate better schedule with lesser number of duplications and remarkably less processor consumption as compared with SD, CPFD for homogeneous systems and HLD, LDBS for heterogeneous systems.
Starting Page	87
Ending Page	93
File Size	4121096
Page Count	7
File Format	PDF
ISBN	9781424429271
DOI	10.1109/IADCC.2009.4808986
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-03-06
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Concurrent computing Costs Processor scheduling Optimal scheduling Power generation economics Computational efficiency Environmental economics Distributed computing Scheduling algorithm Delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in