NDLI: Spatially-coupled low-density parity check codes: Zigzag-window decoding and code-family design considerations

Content Provider	IEEE Xplore Digital Library
Author	Abu-Surra, S. Pisek, E. Taori, R.
Copyright Year	2015
Description	Author affiliation: Samsung Res. America, Samsung Electron., Richardson, TX, USA (Abu-Surra, S.; Pisek, E.; Taori, R.)
Abstract	Spatially-coupled low-density parity-check (SC-LDPC) codes are new capacity-achieving codes, which combine the advantages of both convolutional-turbo codes and LDPC block codes. SC-LDPC codes can provide scalable code-length, high granularity, convolutional-gain, low-complexity decoding, and high parallel processing. To overcome the limitations of the current SC-LDPC decoders which have essentially hindered the widespread adoption of SC-LDPC, we propose a new decoder which we call the Zigzag Decoder, that essentially leverages the convolutional-gain of the sliding window decoder. We show that the zigzag-window decoder reduces the average number of iterations and improves the performance relative to the conventional sliding-window decoder. Furthermore, for facilitating the use of SC-LDPC codes in practice, we have explored how to generate SC-LDPC code families and compare the performance and complexity between shortening-based and puncturing-based SC-LDPC code families supporting different code rates.
Starting Page	275
Ending Page	281
File Size	758814
Page Count	7
File Format	PDF
ISBN	9781479971954
DOI	10.1109/ITA.2015.7309001
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-02-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Convolutional codes puncturing spatially-coupled zigzag window Bit error rate LDPC Decoding Complexity theory iterative decoder sliding window Iterative decoding Zirconium shortening
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Sliding Window Method for stochastic LDPC decoder

On Deriving Good LDPC Convolutional Codes from QC LDPC Block Codes

Architecture of the modified Block-Type Low-Density parity-check code decoding design

Design and Implementation of Low Bit Error Rate of LDPC Decoder

Estimation of bit and frame error rates of low-density parity-check codes on binary symmetric channels (2006).

Low complexity iterative decoding algorithm for low-density parity-check (LDPC) codes

An effective puncturing algorithm for QC-LDPC codes with dual-diagonal structure

A shuffled message-passing decoding method for memory-based LDPC decoders

Ieee transcations on communications 1 estimation of bit and frame error rates of low-density parity-check codes on binary symmetric channels (2007).

Spatially-coupled low-density parity check codes: Zigzag-window decoding and code-family design considerations

Similar Documents

Sliding Window Method for stochastic LDPC decoder

On Deriving Good LDPC Convolutional Codes from QC LDPC Block Codes

Architecture of the modified Block-Type Low-Density parity-check code decoding design

Design and Implementation of Low Bit Error Rate of LDPC Decoder

Estimation of bit and frame error rates of low-density parity-check codes on binary symmetric channels (2006).

Low complexity iterative decoding algorithm for low-density parity-check (LDPC) codes

An effective puncturing algorithm for QC-LDPC codes with dual-diagonal structure

A shuffled message-passing decoding method for memory-based LDPC decoders

Ieee transcations on communications 1 estimation of bit and frame error rates of low-density parity-check codes on binary symmetric channels (2007).

Spatially-coupled low-density parity check codes: Zigzag-window decoding and code-family design considerations