NDLI: Simplified stimuli generation for scenario and assertion based verification

Content Provider	IEEE Xplore Digital Library
Author	Piccolboni, L. Pravadelli, G.
Copyright Year	2014
Description	Author affiliation: Dept. of Comput. Sci., Univ. of Verona, Verona, Italy (Piccolboni, L.; Pravadelli, G.)
Abstract	Simulation-based approaches that require to drive the design under verification (DUV) to specific conditions, like for example, scenario-based testing and dynamic assertion-based verification (ABV), cannot rely on generic coverage-driven stimuli generators. On the contrary, constraint-based generation must be adopted. In this context, among several solutions, the Universal Verification Methodology (UVM) and the SystemC Verification Library (SCV) represent the main alternatives. However, their powerfulness is paid in term of easiness of use. In fact, their application generally requires to write complex pieces of code to specify the constraints that must be satisfied by the stimuli generator to produce the desired sequences of values. More is the complexity of setting up an effective stimuli generator, more is the risk of failing to capture the right behaviour and/or having a longer verification time. To overcome these problems, the paper presents a framework and a corresponding language for the automatic generation of stimuli that requires to write intuitive and compact directives representing the desired constraints. The approach is independent from the language adopted for the DUV implementation and it works for both embedded hardware as well as embedded software.
Sponsorship	IEEE
Starting Page	1
Ending Page	6
File Size	188714
Page Count	6
File Format	PDF
ISBN	9781479947119
DOI	10.1109/LATW.2014.6841904
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-03-12
Publisher Place	Brazil
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Context Generators Libraries Delays Complexity theory Engines Testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improving Coverage of Simulation-Based Verification by Dedicated Stimuli Generation

Learning microarchitectural behaviors to improve stimuli generation quality

Generation of test programs for the assertion-based verification of TLM models

On automated generation of checker units from hardware assertion languages

SMT-based stimuli generation in the SystemC Verification library

Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor

OVL, PSL, SVA: Assertion based verification using checkers and standard assertion languages

Automated Testing of Context-Aware Applications

From Assertion-based Verification to Assertion-based Synthesis

Simplified stimuli generation for scenario and assertion based verification

Similar Documents

Improving Coverage of Simulation-Based Verification by Dedicated Stimuli Generation

Learning microarchitectural behaviors to improve stimuli generation quality

Generation of test programs for the assertion-based verification of TLM models

On automated generation of checker units from hardware assertion languages

SMT-based stimuli generation in the SystemC Verification library

Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor

OVL, PSL, SVA: Assertion based verification using checkers and standard assertion languages

Automated Testing of Context-Aware Applications

From Assertion-based Verification to Assertion-based Synthesis

Simplified stimuli generation for scenario and assertion based verification