NDLI: Speed optimized LUT based ‘K’ Dimensional reusable VQ Encoder core

Content Provider	IEEE Xplore Digital Library
Author	Rasane, K.R. Kunte, R.S.R.
Copyright Year	2010
Description	Author affiliation: Electronics and Communication Department, KLESCET, Udhyambag, Belgaum, Karnataka, India (Rasane, K.R.) \|\| JNNCE, Navale, Shivamogga, Karnataka, India (Kunte, R.S.R.)
Abstract	This paper presents a review and improvement in the architecture of our earlier work presenting the ‘k Dimensional 4 codebook encoder’. A new VLSI LUT based “Mean Square distortion error” core is introduced in the VQ Encoder architecture. The paper focuses mainly on the modified technique utilized in our new VQ Encoder architecture which utilizes the repeatability and symmetric property observed in the Mean Square error calculations thereby completely eliminating the multiplication or addition data processing required for the MSE(Mean Square distortion error). This has resulted in improving the processing speed and has incorporated simplicity in the design by introducing an LUT, instead of the exhaustive arithmetic processing. This improved MSE module has been designed, implemented and tested in VHDL and synthesized and simulated. The improved hardware design can be used to easily build a larger VQ system by incorporating multiple such reusable cores. This makes the complete system design more modular with predictable delay and hence more suitable for time multiplexed wireless applications in real time Image Compression applications with processing speed of greater than 30 frames/sec.
Starting Page	173
Ending Page	178
File Size	448524
Page Count	6
File Format	PDF
ISBN	9781424474042
e-ISBN	9781424474066
DOI	10.1109/ICECTECH.2010.5479963
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-07
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Real time systems Delay effects VLSI Very large scale integration Data processing Image compression Table lookup LBG Algorithm Image coding Mean square error methods Hardware Vector Quantization Image encoder Arithmetic Testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware implementation and testing of effective DPCM image compression technique using multiple-LUT

Flexible video compression systems using an analog vector quantization chip

VLSI implementation of vector quantization using distributed arithmetic

Signal processing using LUT filters based on hierarchical VQ

Analog vector quantization chip for flexible video compression systems

Vector quantization using genetic &means algorithm for image compression (1997).

MSDCT Architecture Implementation with DA Based Optimized LUT

Tree-structure architecture and VLSI implementation for vector quantization algorithms

An Efficient Adaptive Binary Range Coder and Its VLSI Architecture

Speed optimized LUT based ‘K’ Dimensional reusable VQ Encoder core

Similar Documents

Hardware implementation and testing of effective DPCM image compression technique using multiple-LUT

Flexible video compression systems using an analog vector quantization chip

VLSI implementation of vector quantization using distributed arithmetic

Signal processing using LUT filters based on hierarchical VQ

Analog vector quantization chip for flexible video compression systems

Vector quantization using genetic &means algorithm for image compression (1997).

MSDCT Architecture Implementation with DA Based Optimized LUT

Tree-structure architecture and VLSI implementation for vector quantization algorithms

An Efficient Adaptive Binary Range Coder and Its VLSI Architecture

Speed optimized LUT based ‘K’ Dimensional reusable VQ Encoder core