NDLI: Analysis and simulation of vector tracking algorithms for weak GPS signals

Content Provider	IEEE Xplore Digital Library
Author	Li Hui Yang Jingshu
Copyright Year	2010
Description	Author affiliation: 702 laboratory Electronic Engineering Institute, Hefei 230037, China (Li Hui; Yang Jingshu)
Abstract	In this paper, the vector delay lock loop/frequency lock loop (VDLL and VFLL) tracking algorithm for tracking the L1 civilian GPS signal is analyzed and simulated. In vector mode, the navigation processor controls the code and carrier numerically controls oscillators (NCOs) replacing the tracking loops. A major advantage of this method is that after once a good position, velocity and time (PVT) solution is available, all GPS signals are continuously tracked even under weak (or no) signal conditions. The advantages of the vector DLL/FLL based architecture over traditional methods are explained. The ability of the vector tracking algorithms to rapidly reacquire blocked signals is analyzed using the real GPS data added the simulated noises.The vector tracking algorithms performance is also compared to traditional methods using tracking loops. The VDFLL is shown to outperform the traditional methods.
Starting Page	215
Ending Page	218
File Size	967713
Page Count	4
File Format	PDF
ISBN	9781424451920
ISSN	19483422
DOI	10.1109/CAR.2010.5456565
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-03-06
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Tracking loops weak GPS signals Navigation Process control vector tracking GPS vector frequency lock loop(VFLL) Oscillators Global Positioning System Frequency locked loops Analytical models vector delay lock loop(VDLL) Performance analysis Signal analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in