NDLI: Advanced model order reduction technique in real-life IC/package design

Content Provider	IEEE Xplore Digital Library
Author	Zhen Peng Yang Shao Jin-Fa Lee
Copyright Year	2010
Description	Author affiliation: ElectroScience Laboratory, Department of Electrical Engineering, The Ohio State University, Columbus, Ohio 43212 (Zhen Peng; Yang Shao; Jin-Fa Lee)
Abstract	An real-life packaging is a multi-port system with a wide band frequency of interest. The efficient solution of such multi-input/multi-output responses over a wide frequency band adds extraordinary computational complexity to Electromagnetic simulation. In this paper, we proposed an advance model order reduction (MOR) algorithm, that is capable of producing fast and accurate computation of multi-port multi-frequency responses. This MOR technique is based on a multipoint Galerkin asymptotic waveform evaluation (MGAWE) to automate the fast frequency sweep process, and a recycling Krylov subspaces method, GCRO-DR, to gain further efficiency and to reduce the needed matrix-vector (MV) multiplications required in solving DDM matrix equation at different frequencies with multi-port excitation. Numerical results verify the analysis and demonstrate the effectiveness of the proposed method on a real-life 3-D full package signal integrity analysis.
Starting Page	1
Ending Page	4
File Size	189561
Page Count	4
File Format	PDF
ISBN	9781424490684
ISSN	21511225
e-ISBN	9781424490707
e-ISBN	9781424490691
DOI	10.1109/EDAPS.2010.5683000
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-07
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transmission line matrix methods Recycling Mathematical model Moment methods Integrated circuit modeling Equations
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reduction of MoM matrix dimension by transmission line and circuit theory

FEM full-wave simulations with an efficient parameterized model order reduction technique

PEEC modeling of the strip-line in high speed circuit design

Model Order Reduction with Load Constraints

Model order reduction of large circuits using balanced truncation

IC-package co-design by computational thermographics

Krylov subspace-based model-order reduction techniques for circuit simulations

A methodology for RF modeling of packages using IC known-loads

Development of a simplified transmission line model directly in the phase domain

Advanced model order reduction technique in real-life IC/package design

Similar Documents

Reduction of MoM matrix dimension by transmission line and circuit theory

FEM full-wave simulations with an efficient parameterized model order reduction technique

PEEC modeling of the strip-line in high speed circuit design

Model Order Reduction with Load Constraints

Model order reduction of large circuits using balanced truncation

IC-package co-design by computational thermographics

Krylov subspace-based model-order reduction techniques for circuit simulations

A methodology for RF modeling of packages using IC known-loads

Development of a simplified transmission line model directly in the phase domain

Advanced model order reduction technique in real-life IC/package design