NDLI: Hybrid modeling and analysis of power supply noise effects on analog-to-digital converter considering hierarchical PDNs

Content Provider	IEEE Xplore Digital Library
Author	Bumhee Bae Yujeong Shim Woojin Lee Kyoungchoul Koo Woojin Ahn Joungho Kim
Copyright Year	2010
Description	Author affiliation: Terahertz Interconnection and Package Laboratory, Department of Electrical Engineering, KAIST, 373-1 Guseong-dong, Yuseong-gu, Daejeon 305-701, South Korea (Bumhee Bae; Yujeong Shim; Woojin Lee; Kyoungchoul Koo; Woojin Ahn; Joungho Kim)
Abstract	An analog-to-digital converter (ADC) is an essential device in mixed mode systems. The performance of the ADC, however, is deteriorated by coupled power supply noises through hierarchical chip-PCB power distributed networks (PDNs). In order to design a high-performance system, modeling and analysis of power supply noise effects on the ADC are necessary, as the power supply noise is coupled to the circuit through the hierarchical PDN structure in multilayer PCB substrates. In this paper, a hybrid model is proposed for analysis of power supply noise effects on the ADC. The model combines two modeling mechanisms. First, the coupling ratio of the power supply noise is derived by the combined model of hierarchical PDNs at the PCB and the chip. Second, an analytical model is proposed using equivalent circuits for analysis of the power supply noise effects on the ADC. The ADC is designed using a 0.13um CMOS process. The proposed model and analysis are verified based on a simulation from 100kHz to 4GHz. The performance of the ADC is dominantly affected by characteristics of the on-chip circuit under 100MHz. It is also confirmed that the Effective Number of Bits (ENOB) of the ADC is strongly dependent on the hierarchical PDN impedance over 100MHz. Furthermore, there are peak points caused by inter-modulation (IMD) and cavity resonances of PDN structures.
Starting Page	1
Ending Page	4
File Size	523739
Page Count	4
File Format	PDF
ISBN	9781424490684
ISSN	21511225
e-ISBN	9781424490707
e-ISBN	9781424490691
DOI	10.1109/EDAPS.2010.5682997
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-07
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Analytical models Power supplies Noise Wires Transfer functions System-on-a-chip Integrated circuit modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modeling and analysis of power supply noise effects on analog-to-digital converter in 3DIC

Modeling and Measurement of Power Supply Noise Effects on an Analog-to-Digital Converter Based on a Chip-PCB Hierarchical Power Distribution Network Analysis

Communication centric on-chip power grid models for networks-on-chip

IC immunity modeling process validation using on-chip measurements

Analysis of power/ground noise effect on performance degradation of analog-to-digital converter

On-die PDN design and analysis for minimizing power supply noise

Worst-case power supply noise and temperature distribution analysis for 3D PDNs with multiple clock domains

Noise immunity characteristics of integral analog-to-digital converter including voltage-to-frequency converter for noise on power-supply-lines

Supply Noise and Impedance of On-Chip Power Distribution Networks in ICs With Nonuniform Power Consumption and Interblock Decoupling Capacitors

Hybrid modeling and analysis of power supply noise effects on analog-to-digital converter considering hierarchical PDNs

Similar Documents

Modeling and analysis of power supply noise effects on analog-to-digital converter in 3DIC

Modeling and Measurement of Power Supply Noise Effects on an Analog-to-Digital Converter Based on a Chip-PCB Hierarchical Power Distribution Network Analysis

Communication centric on-chip power grid models for networks-on-chip

IC immunity modeling process validation using on-chip measurements

Analysis of power/ground noise effect on performance degradation of analog-to-digital converter

On-die PDN design and analysis for minimizing power supply noise

Worst-case power supply noise and temperature distribution analysis for 3D PDNs with multiple clock domains

Noise immunity characteristics of integral analog-to-digital converter including voltage-to-frequency converter for noise on power-supply-lines

Supply Noise and Impedance of On-Chip Power Distribution Networks in ICs With Nonuniform Power Consumption and Interblock Decoupling Capacitors

Hybrid modeling and analysis of power supply noise effects on analog-to-digital converter considering hierarchical PDNs