NDLI: A concurrent processing approach for software defined radio baseband design

Please wait, while we are loading the content...

A concurrent processing approach for software defined radio baseband design

Content Provider	IEEE Xplore Digital Library
Author	Myler, H.R. Bagasrawala, S.A. Narayana, N.V.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. Eng., Lamar Univ., Beaumont, TX, USA (Myler, H.R.; Bagasrawala, S.A.; Narayana, N.V.)
Abstract	In this paper, we present a transceiver architecture that incorporates an ultra-high performance software programmable SIMD based processor for digital communications in order to perform many of the intensive baseband processing modules required by a software defined radio (SDR). The parallel processor is used as the core of the transceiver and its usage for physical layer functions in wireless communications is evaluated. The parallel core consists of an array of identical processing elements and a reconfigurable intercommunication network for concurrent data processing. Complete high level software programmability of the core provides the desired flexibility over ASIC based systems and may reduce the time-to-market period and overall design costs. The array-based architecture also addresses the high speed performance requirements typically lacking in DSP architectures for processing realtime data streaming from the RF front end. It also matches FPGA technology in terms of raw performance while incorporating complete reconfigurability to realize the goal of multimode systems.
Starting Page	20
Ending Page	24
File Size	1899444
Page Count	5
File Format	PDF
ISBN	0780388984
DOI	10.1109/TPSD.2005.1614342
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-04-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Wireless communication Application specific integrated circuits Baseband Computer architecture Software performance Digital communication Physical layer Data processing Transceivers Software radio
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in