NDLI: Design of a VLSI FPGA integrated circuit

Please wait, while we are loading the content...

Design of a VLSI FPGA integrated circuit

Content Provider	IEEE Xplore Digital Library
Author	Malik, J. Ojha, A.
Copyright Year	2005
Description	Author affiliation: Dept. of Eng., Denver Univ., CO, USA (Malik, J.; Ojha, A.)
Abstract	Field programmable gate arrays (FPGAs) are extensively used in rapid prototyping and verification of a conceptual design and also used in electronic systems when the mask-production of a custom IC becomes prohibitively expensive due to the small quantity. In addition to their usefulness as mentioned above, their internal structure also makes them as a suitable vehicle to learn all aspects of VLSI design because they consist of combinational logic in the form of LUT (look up table), flip-flops as sequential building blocks, and memory for programmability. VLSI design requires a careful forethought about the entire design process with special attention to floorplanning, layout, routing, transistor sizing, clock and power distribution, and timing analysis. This paper describes all these aspects of VLSI design as applied to the design of a simple FPGA that was designed as an individual project in a VLSI class. The size of the FPGA was restricted to the one that could fit into the MOSIS 40-pin TinyChip padframe. The FPGA consisted of 3-input LUTs as configurable logic blocks, and a chain of shift registers to hold the configuration bits. In addition, output flip-flops were also provided so that a state machine could be implemented in the FPGA. Circuit details of the components are provided in this paper. The layout of the FPGA was done using Magic, and its performance was verified using the IRSIM digital simulator. Finally, the FPGA was programmed to build a traffic light controller. The design process served as a very useful tool to learn about VLSI design since it encompassed all possible aspects of a complex VLSI design.
Starting Page	12
Ending Page	15
File Size	2092080
Page Count	4
File Format	PDF
ISBN	0780388984
DOI	10.1109/TPSD.2005.1614340
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-04-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Process design Prototypes Very large scale integration Routing Logic design Table lookup Field programmable gate arrays Flip-flops Vehicles Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A time-multiplexed FPGA architecture for logic emulation

How much logic should go in an FPGA logic block

Debug methodology for arithmetic circuits on FPGAs

Flip-flop insertion with shifted-phase clocks for FPGA power reduction

Multiple-valued logic design tools

Chip design of a field programmable VLSI processor using memory-based cells

FPGA device and architecture evaluation considering process variations

Test vehicle for a wafer-scale field programmable gate array

Architectural design of a three dimensional FPGA

Design of a VLSI FPGA integrated circuit

Similar Documents

A time-multiplexed FPGA architecture for logic emulation

How much logic should go in an FPGA logic block

Debug methodology for arithmetic circuits on FPGAs

Flip-flop insertion with shifted-phase clocks for FPGA power reduction

Multiple-valued logic design tools

Chip design of a field programmable VLSI processor using memory-based cells

FPGA device and architecture evaluation considering process variations

Test vehicle for a wafer-scale field programmable gate array

Architectural design of a three dimensional FPGA

Design of a VLSI FPGA integrated circuit