NDLI: CMOS Wilson-Widlar voltage-reading temperature sensor

Content Provider	IEEE Xplore Digital Library
Author	Marinca, B.V. Ciugudean, M.A.
Copyright Year	2011
Description	Author affiliation: Faculty of Electronics and Telecommunications, Applied Electronics Department, “Politehnica” University of Timişoara, Bd. Vasile Pârvan, Nr. 2, 300223, Timişoara (Marinca, B.V.; Ciugudean, M.A.)
Abstract	The paper presents the design of a CMOS integrated circuit whose output voltage varies linearly with temperature. This sensor is implemented using two classical cross-interconnected current mirrors. The circuit has a good non-linearity and occupies a small area on the chip, while its power consumption is low. The design of the sensor was done disposing of resistors with negative (NTC), null (ZTC) or positive (PTC) temperature coefficient values. We examined how the output voltage — the voltage drop on the lower Wilson mirror resistor — varies with temperature, as the output is considered to be open. The maximum slope condition for the output voltage was estimated by analytical means and this slope was computed. Then the schematic was designed to fit a maximum slope, resulting in a 4.06% error between the analytical and the simulated slope. The sensor's performances are characterized by: the optimized output voltage slope of 4.2521mV/ºC; the percentage slope of 0.255%/ºC; low current consumption 30.6μA, measured at 20ºC; VDDmin=2.8V; and “Supply Regulation” SR=4.890ppm/V at 3.5V. The area that the sensor occupies on the chip is also small: $3.187μm^{2}.$
Starting Page	1
Ending Page	5
File Size	974465
Page Count	5
File Format	PDF
ISBN	9781457703157
ISSN	18037232
e-ISBN	9788070439302
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-07
Publisher Place	Czech Republic
Access Restriction	Subscribed
Rights Holder	University of West Bohemi
Subject Keyword	Temperature sensors Resistors Resistance Voltage measurement Sensitivity Mirrors Transistors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in