NDLI: Design and implementation of three level CHB inverter with phase shifted SPWM using TMS320F24PQ

Content Provider	IEEE Xplore Digital Library
Author	Patel, D. Saravanakumar, R. Ray, K.K. Ramesh, R.
Copyright Year	2011
Description	Author affiliation: Sankalchand Patel College of Engineering, Gujarat, India (Patel, D.) \|\| Veeral Control Pvt Ltd, Gandhinagar-382024, India (Ramesh, R.) \|\| School of Electrical Engineering, VIT University, Vellore, Tamilnadu-632 014, India (Saravanakumar, R.; Ray, K.K.)
Abstract	Multilevel inverter is emerging as a new breed of power inverter for high power applications, especially in FACTS controllers. This can develop high voltage with reduce harmonics through its own circuit topology. The power levels of the inverter are largely controlled by carrier frequency. For an air cooled design, the frequency is practically limited to 3 to 5 KHz. It is proposed to operate two inverters in parallel with phase shifted carrier due to difficulties in large power handling with a single inverter. Hence carrier frequency can be doubled and the output harmonics will be reduced. This paper proposes a phase-shifted SPWM (PS-SPWM) switching scheme in three level inverter. This can eliminate the bulky and weighty transformers and reduce power loss in STATCOM. This paper propose a design and hardware implementation of three phase three level cascaded H-bridge inverter with Phase Shifted SPWM. The simulation is carried out with PSEVLThe Simulated results have been obtained for proposed circuits and THD components of these modulation techniques have been observed. A Hardware set up is also developed for the proposed topology by using DSP TMS320F24PQ based firing circuit. The results and analysis are discussed in the following subsection.
Starting Page	1
Ending Page	6
File Size	618478
Page Count	6
File Format	PDF
ISBN	9781424478835
e-ISBN	9781424478828
DOI	10.1109/IICPE.2011.5728144
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-01-28
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency modulation Software algorithms Bridge circuits Digital signal processing Multilevel inverter Pulse width modulation Cascaded H bridge inverter Inverters Phase Shifted-Pulse Width Modulation Topology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in