NDLI: System Level Speedup Oriented Cache Partitioning for Multi-programmed Systems

Content Provider	IEEE Xplore Digital Library
Author	Guang Suo Xue-jun Yang
Copyright Year	2009
Abstract	In a chip-multiprocessor with a shared cache structure, the last level cache is shared by multiple applications executing simultaneously. The competing accesses from different applications degrade the system performance, resulting in non-predicting executing time. Cache partitioning techniques partition the shared cache for multiple applications. Traditional cache partitioning mechanisms, such as Utility-based Cache Partitioning (UCP) and IPC-based Cache Partitioning (IPC-CP), aim to optimize the objective (for example, instruction per cycle or miss rate) that is appealing for individual application. However, the performances of multi-programmed systems are usually characterized by the number of applications finished during certain interval. This paper investigates System Level Speedup oriented Cache Partitioning (SLS-CP), which is used to maximize total speedup of the system. Like UCP and IPC-CP, the inputs of SLS-CP are current performance status and misses of all the possible partitions, and the outputs of SLS-CP are optimum cache partitions for multi-programmed workloads. Our evaluation, on top of a two cores CMP processor with 8 multi-programmed workloads shows that SLS-CP improves system level speedup and fairness over UCP and IPC-CP.
Starting Page	204
Ending Page	210
File Size	375237
Page Count	7
File Format	PDF
ISBN	9781424449903
DOI	10.1109/NPC.2009.9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-19
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cache memory Laboratories Shared Cache Application software Yarn Concurrent computing Distributed processing Cache Partitioning System performance SLS-CP Parallel processing Computer networks System-on-a-chip
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Cache Partitioning on Chip Multi-Processors for Balanced Parallel Scientific Applications

Maximizing speedup through performance prediction for distributed shared memory systems

Balancing Parallel Applications on Multi-core Processors Based on Cache Partitioning

A partitioning approach for object-oriented software development for parallel processing systems

The evaluation of user-level software based distributed shared memory systems

SEMCS: A Precise Memory-Hierarchy Simulation Framework on Parallel Full-System Simulator

Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance

Amelia-integrated environment for distributed processing

MM-DSM: Multi-threaded Multi-home Distributed Shared Memory Systems

System Level Speedup Oriented Cache Partitioning for Multi-programmed Systems

Similar Documents

Cache Partitioning on Chip Multi-Processors for Balanced Parallel Scientific Applications

Maximizing speedup through performance prediction for distributed shared memory systems

Balancing Parallel Applications on Multi-core Processors Based on Cache Partitioning

A partitioning approach for object-oriented software development for parallel processing systems

The evaluation of user-level software based distributed shared memory systems

SEMCS: A Precise Memory-Hierarchy Simulation Framework on Parallel Full-System Simulator

Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance

Amelia-integrated environment for distributed processing

MM-DSM: Multi-threaded Multi-home Distributed Shared Memory Systems

System Level Speedup Oriented Cache Partitioning for Multi-programmed Systems