NDLI: A Simulator for Multi-Core Processor Micro-Architecture Featuring Inter-Core Communication, Power and Thermal Behavior

Content Provider	IEEE Xplore Digital Library
Author	Jun Xu Yongxin Zhu Lei Jiang Junjie Ni Kai Zheng
Copyright Year	2008
Description	Author affiliation: Sch. of Microelectron., Shanghai Jiao Tong Univ., Shanghai (Jun Xu; Yongxin Zhu; Lei Jiang; Junjie Ni; Kai Zheng)
Abstract	To effectively evaluate thermal behavior and inter-core communication on multi-core processors, we propose a simulation methodology and the corresponding implementation with runtime power and temperature calculation in this paper. The multi-core simulator is extended from our previous work, i.e. a heteromerous dual-core simulator. In our updated simulator, the well-established power model Wattch and a transient thermal simulation algorithm TILTS are integrated. The simulator is able to provide the runtime power and temperature metrics with little additional overhead compared with the original performance simulator. These results are illustrated with multimedia applications making use of all cores via inter-core communications. As far as we learn, we would like to highlight that our simulator is the first multi-core processor simulator based on SimpleScalar with thermal behavior and inter-core communication enabled. This simulator must be helpful for processor architects to make early decisions on thermal and performance trade-offs.
Starting Page	237
Ending Page	242
File Size	250023
Page Count	6
File Format	PDF
ISBN	9780769532882
DOI	10.1109/ICESS.Symposia.2008.86
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-07-29
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Analytical models inter-core communication simulator Computational modeling thermal Decoding power Mathematical model multi-core processor Integrated circuit modeling Load modeling Driver circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Micro-architecture independent analytical processor performance and power modeling

SimNUMA: Simulating NUMA-Architecture Multiprocessor Systems Efficiently

A quasi-SPICE electro-thermal simulator

Temperature monitoring of electronic circuits based on analytical thermal model

Characteristic model based micro-grid equivalent modeling

SPICE electrothermal modeling of power integrated circuits

Research of multidisciplinary inter-satellite communication system simulation

A case for guarded power gating for multi-core processors

Statically constrained nonlinear models with application to IC buffers

A Simulator for Multi-Core Processor Micro-Architecture Featuring Inter-Core Communication, Power and Thermal Behavior

Similar Documents

Micro-architecture independent analytical processor performance and power modeling

SimNUMA: Simulating NUMA-Architecture Multiprocessor Systems Efficiently

A quasi-SPICE electro-thermal simulator

Temperature monitoring of electronic circuits based on analytical thermal model

Characteristic model based micro-grid equivalent modeling

SPICE electrothermal modeling of power integrated circuits

Research of multidisciplinary inter-satellite communication system simulation

A case for guarded power gating for multi-core processors

Statically constrained nonlinear models with application to IC buffers

A Simulator for Multi-Core Processor Micro-Architecture Featuring Inter-Core Communication, Power and Thermal Behavior