NDLI: Feedback-based synchronization for QoS traffic in cluster computing

Content Provider	IEEE Xplore Digital Library
Author	Hyo Jung Song Chien, A.
Copyright Year	1999
Description	Author affiliation: Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA, USA (Hyo Jung Song)
Abstract	Many applications in cluster computing require performance predictability. One way to ensure that is to generate global schedules and execute the local portion of the schedules at each network interface. With a local clock at each network interface, it is essential that the clocks share a global notion of time. The task of maintaining a single notion of time is called the synchronization problem and this paper addresses it for cluster computing environments. To solve the synchronization problem, FM-QoS proposed a simple notion of synchronization called FBS (Feedback Based Synchronization) for a single switch network. For the generalization of FBS into any networks, this paper extends the basic notion of FBS to a theoretical framework: (1) to identify a set of network flow control signals for synchrony and formalize it in the form of a synchronizing schedule; and (2) to establish the skew analysis model which measures the synchronization precision. Based on the analysis, numerical results are obtained with flow control parameters of Myrinet-1280/SAN. At every observed point, the skew and a network bandwidth overhead of FBS are less than 1.7 /spl mu/s and 5%, respectively, which shows the usability of FBS. With the proposed framework of FBS, this paper concludes that FBS can be an attractive synchronization mechanism in cluster computing environments.
Starting Page	205
Ending Page	212
File Size	185590
Page Count	8
File Format	PDF
ISBN	076950440X
DOI	10.1109/PI.1999.806413
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-10-19
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Processor scheduling Feedback Switches Telecommunication traffic Computer applications Signal processing Synchronization Network interfaces Signal analysis Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Feedback-based synchronization in system area networks for cluster computing

An ADEPT performance model of the Mercury RACEway crossbar interconnection network

A dynamic priority arbiter for Network-on-Chip

Round-robin based scheduling algorithms for FIFO IQ switch

Performance of scheduling policies in adversarial networks with non synchronized clocks

Selectively Weighted Multicast Scheduling Designs For Input-Queued Switches

Wavefront array processor for video applications

A network co-processor-based approach to scalable media streaming in servers

Full QoS Support with 2 VCs for Single-chip Switches

Feedback-based synchronization for QoS traffic in cluster computing

Similar Documents

Feedback-based synchronization in system area networks for cluster computing

An ADEPT performance model of the Mercury RACEway crossbar interconnection network

A dynamic priority arbiter for Network-on-Chip

Round-robin based scheduling algorithms for FIFO IQ switch

Performance of scheduling policies in adversarial networks with non synchronized clocks

Selectively Weighted Multicast Scheduling Designs For Input-Queued Switches

Wavefront array processor for video applications

A network co-processor-based approach to scalable media streaming in servers

Full QoS Support with 2 VCs for Single-chip Switches

Feedback-based synchronization for QoS traffic in cluster computing