NDLI: Array-based analog computation: principles, advantages and limitations

Content Provider	IEEE Xplore Digital Library
Author	Kramer, A.H.
Copyright Year	1996
Description	Author affiliation: Neural Network Design Group, SGS-Thomson Microelectron., Milan, Italy (Kramer, A.H.)
Abstract	Analog implementations of neural networks and other computing architectures have gained increasing interest over the last decade. The field is at a critical juncture: continued interest will depend on the ability to demonstrate a clear advantage over digital solutions to problems of commercial interest. The neural network design group at SGS-Thomson Microelectronics has been working to explore the advantages and limitations of analog computation and implementations of neural network architectures. We are investigating 3 large-scale analog VLSI chips, all of which work on problems in image processing. The use of analog computing arrays, because of their efficiency and regularity, have formed the basis of most of our designs, while several different computing modes, including current, charge, and conductance have been explored. Another area in which we have focused is on the use of floating-gate flash-EEPROM devices for both non-volatile analog storage and computation. This paper will share insights into the lessons we have learned, the results we have achieved, and the limitations we have encountered. Particular emphasis will be made on two subjects: computational efficiency and equivalent precision of array-based analog computing circuits.
Starting Page	68
Ending Page	79
File Size	1249120
Page Count	12
File Format	PDF
ISBN	0818673737
ISSN	10861947
DOI	10.1109/MNNFS.1996.493774
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-02-12
Publisher Place	Switzerland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Image processing Neural networks Circuits Computer architecture Analog computers Very large scale integration Computer networks Microelectronics Large-scale systems Computational efficiency
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in