NDLI: Petri net Splitting Operation within Embedded Systems Co-design

Content Provider	IEEE Xplore Digital Library
Author	Costa, A. Gomes, L.
Copyright Year	2007
Description	Author affiliation: Univ. Nova de Lisboa, Caparica (Costa, A.; Gomes, L.)
Abstract	As system complexity increases, the role of Model Based Development is more and more important. Several modeling formalisms are widely used when considering the area of hardware-software co-design of embedded systems. The goal of the work presented in this paper is to contribute for the usage of Petri nets as the system-level specification language. Techniques for system model partitioning into components are a major concern within co-design methodologies. This paper proposes a net operation, called net splitting, able to decompose a Petri net model into Petri net sub-models using synchronous communication channels. The operation is based on the definition of a valid cutting set. Specific rules are presented in order to obtain the sub-models from the initial one. The generated sub-models are associated with components to be executed concurrently, allowing a distributed execution of the initial model. On the other hand, at the implementation level, it is necessary to accommodate a severe deviation on synchronous communication channel execution semantics (as far as the components are in execution in different controllers and zero time delay is not possible to obtain). For some specific situations, initial model properties are not preserved considering execution of components obtained after net splitting operation. Although, it is possible to anticipate the impact of using specific communication channels models at the implementation level. For that end, a second step on property verification is needed in order to validate a specific partitioning solution. An illustrative example applying the referred mechanisms is presented.
Starting Page	503
Ending Page	508
File Size	208659
Page Count	6
File Format	PDF
ISBN	9781424408504
ISSN	19354576
DOI	10.1109/INDIN.2007.4384808
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-23
Publisher Place	Austria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay effects co-design Unified modeling language Petri nets Communication system control Specification languages Application software system partitioning Embedded software Embedded system embedded systems Communication channels distributed execution Hardware Petri net
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in