NDLI: Storage optimization through code size reduction for digital signal processors

Content Provider	IEEE Xplore Digital Library
Author	Salamy, H. Ramanujam, J.
Copyright Year	2008
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Louisiana State Univ., Baton Rouge, LA (Salamy, H.; Ramanujam, J.)
Abstract	Most modern digital signal processors (DSPs) provide multiple address registers and a dedicated address generation unit (AGU) which performs address generation in parallel to instruction execution. There is no address computation overhead if the next address is within the auto-modify range. A careful placement of variables in memory is utilized to decrease the number of address arithmetic instructions and thus to generate compact and efficient code. The simple offset assignment (SOA) problem concerns the layout of variables for machines with one address register and the general offset assignment (GOA) deals with multiple address registers. Both these problems assume that each variable needs to be allocated for the entire duration of a program. Both SOA and GOA are NP-complete. In this paper, we present an effective heuristic for the general offset assignment problem with variable coalescing (CGOA) where two or more non-interfering variables can be mapped into the same memory location. Results on several benchmarks show the significant improvement of our solution compared to other heuristics. Results were further improved using a simulated annealing (SA).
Starting Page	107
Ending Page	112
File Size	156635
Page Count	6
File Format	PDF
ISBN	9781424426126
DOI	10.1109/ESTMED.2008.4697006
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Semiconductor optical amplifiers Concurrent computing Computer aided instruction Digital signal processors Digital signal processing Simulated annealing Computer architecture Signal generators Registers Arithmetic
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Address code generation utilizing memory sharing in DSP processors

Address code optimization using code scheduling for digital signal processors

Address Code Optimization Exploiting Code Scheduling in DSP Applications

Optimum address pointer assignment for digital signal processors

High performance code generation for VLIW digital signal processors

Optimal DSP memory layout generation as a quadratic assignment problem

Compact code generation for embedded applications on digital signal processors

A uniform optimization technique for offset assignment problems

Scheduling-based code size reduction in processors with indirect addressing mode

Storage optimization through code size reduction for digital signal processors

Similar Documents

Address code generation utilizing memory sharing in DSP processors

Address code optimization using code scheduling for digital signal processors

Address Code Optimization Exploiting Code Scheduling in DSP Applications

Optimum address pointer assignment for digital signal processors

High performance code generation for VLIW digital signal processors

Optimal DSP memory layout generation as a quadratic assignment problem

Compact code generation for embedded applications on digital signal processors

A uniform optimization technique for offset assignment problems

Scheduling-based code size reduction in processors with indirect addressing mode

Storage optimization through code size reduction for digital signal processors