NDLI: Trace-based evaluation of clock synchronization algorithms for wireless loudspeakers

Content Provider	IEEE Xplore Digital Library
Author	Blum, P. Thiele, L.
Copyright Year	2004
Description	Author affiliation: Comput. Eng. & Commun. Lab., Swiss Fed. Inst. of Technol., Zurich, Switzerland (Blum, P.; Thiele, L.)
Abstract	We present an evaluation strategy for clock synchronization algorithms. It is based on a combination of measured traces, which provide for realistic performance estimation, and of simulation, which guarantees repeatability. The evaluation strategy includes parameter-optimization to allow for a fair comparison of algorithms; a general-purpose evolutionary optimizer is used for this purpose. The strategy is applied in a case study, evaluating the performance of four clock synchronization algorithms in the wireless loudspeakers application. We find that the phase-locked loop algorithm, as well as the linear-regression and the gradient algorithm achieve sufficient synchronization in a lightly loaded network. Only the local selection algorithm is able to maintain sufficient synchronization under heavy network load, as generated for example by concurrent audio or video streaming.
Starting Page	7
Ending Page	12
File Size	397590
Page Count	6
File Format	PDF
ISBN	0780386310
DOI	10.1109/ESTMED.2004.1359693
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-09-06
Publisher Place	Sweden
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Loudspeakers Wireless networks Wireless application protocol Computational modeling Psychology Traffic control Psychoacoustic models Synchronization Phase locked loops Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Evaluation of clock synchronization protocols for Wireless Sensor Networks

On pulse-coupled discrete-time phase locked loops forwireless networks

A distributed synchronous clock for sensor networks

An extended phase-locked loop for clock synchronization applications

Evaluating a clock synchronization for dependable sensor networks

An all digital phase locked loop fault tolerant clock

Dynamic slot allocation multiple access protocol for wireless ATM networks

Efficient clock recovery architecture

Adaptive packet selection for clock recovery

Trace-based evaluation of clock synchronization algorithms for wireless loudspeakers

Similar Documents

Evaluation of clock synchronization protocols for Wireless Sensor Networks

On pulse-coupled discrete-time phase locked loops forwireless networks

A distributed synchronous clock for sensor networks

An extended phase-locked loop for clock synchronization applications

Evaluating a clock synchronization for dependable sensor networks

An all digital phase locked loop fault tolerant clock

Dynamic slot allocation multiple access protocol for wireless ATM networks

Efficient clock recovery architecture

Adaptive packet selection for clock recovery

Trace-based evaluation of clock synchronization algorithms for wireless loudspeakers