NDLI: Fast Parallel Weighted Bit Flipping decoding algorithm for LDPC codes

Content Provider	IEEE Xplore Digital Library
Author	Vanek, M. Farkas, P.
Copyright Year	2009
Description	Author affiliation: Dept. of Telecommunications, Slovak University of Technology, Ilkovicova 3, 812 19 Bratislava, Slovakia (Farkas, P.) \|\| Alcatel - Lucent, a.s., Prievozska 4/A, 821 09 Bratislava, Slovakia (Vanek, M.)
Abstract	In this paper a fast version of the Parallel Weighted Bit Flipping LDPC decoding algorithm (PWBF) is presented. The idea, which allowed decreasing the computational complexity of the PWBF method, is based on the observation that in dependency on signal to noise ratio, many of the received bits in the codeword of LDPC code could be without error. The augmented algorithm makes tests based on syndromes and symbol involvement in parity checks, which are given by the factor graph corresponding to the chosen LDPC code in order to define so called guaranteed bits. These guaranteed bits do not participate in the decoding calculations further. Simulation results are presented, which show that there is not visible any significant performance deterioration by application of this method and that the approximate speed up of the decoding for the tested codes is about 25% on the selected hardware in comparison with the known PWBF.
Starting Page	1
Ending Page	4
File Size	75500
Page Count	4
File Format	PDF
ISBN	9781424425884
ISSN	19345070
DOI	10.1109/WTS.2009.5068982
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-04-22
Publisher Place	Czech Republic
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Software algorithms Detectors Parity check codes Hardware Decoding Application software Computational complexity Signal to noise ratio Testing Belief propagation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Bootstrapped Iterative Decoding Algorithms for Low Density Parity Check (LDPC) Codes

Low complexity iterative decoding algorithm for low-density parity-check (LDPC) codes

Improved Iterative Bit Flipping Decoding Algorithms for LDPC Convolutional Codes

Mixed modified weighted bit-flipping decoding of low-density parity-check codes

Candidate bit based bit-flipping decoding algorithm for LDPC codes

A new hybrid decoding algorithm for LDPC codes based on the improved variable multi weighted bit-flipping and BP algorithms

Cyclic switching weighted bit-flipping decoding for low-density parity-check codes

An efficient bit-flipping decoding algorithm for LDPC codes

A Modified Belief Propagation Decoding Algorithm of LDPC Codes for Fast Convergence

Fast Parallel Weighted Bit Flipping decoding algorithm for LDPC codes

Similar Documents

Bootstrapped Iterative Decoding Algorithms for Low Density Parity Check (LDPC) Codes

Low complexity iterative decoding algorithm for low-density parity-check (LDPC) codes

Improved Iterative Bit Flipping Decoding Algorithms for LDPC Convolutional Codes

Mixed modified weighted bit-flipping decoding of low-density parity-check codes

Candidate bit based bit-flipping decoding algorithm for LDPC codes

A new hybrid decoding algorithm for LDPC codes based on the improved variable multi weighted bit-flipping and BP algorithms

Cyclic switching weighted bit-flipping decoding for low-density parity-check codes

An efficient bit-flipping decoding algorithm for LDPC codes

A Modified Belief Propagation Decoding Algorithm of LDPC Codes for Fast Convergence

Fast Parallel Weighted Bit Flipping decoding algorithm for LDPC codes