NDLI: Simultaneous Optimization of Performance and Thermal Effects Based on Two-stage Microarchitectural Floorplanning

Content Provider	IEEE Xplore Digital Library
Author	Ning Xu Feng Huang Yuchun Ma Zhonghua Jiang Xianlong Hong
Copyright Year	2007
Description	Author affiliation: Wuhan Univ. of Technol., Wuhan (Ning Xu; Feng Huang)
Abstract	The trends in VLSI design go toward increased component integrated density and higher power consumption. The thermal management plays a prominent role in recent years. The maximum temperature of a block in a chip depends, however, not only on its own power density, but also on the power density of the adjacent blocks. Consequently, the layout of architectural blocks, or a particular floorplan selected for a given chip, can affect the maximum temperature of the chip considerably. Our floorplanner simultaneously considers high performance, thermal reliability, area, and interconnect length and provides various tradeoff points. We use two-stage optimization in microarchitectural floorplanning so that the trade-off between performance and the thermal effects can be well controlled. An Alpha microprocessor is used as an example to demonstrate the effect of our floorplanner. The experimental results show that our floorplanner is stable which can simultaneously optimize the performance and temperature of the design.
Starting Page	1158
Ending Page	1162
File Size	3485916
Page Count	5
File Format	PDF
ISBN	9781424414734
DOI	10.1109/ICCCAS.2007.4348252
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-07-11
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer science Energy consumption Temperature dependence Microarchitecture Microprocessors Very large scale integration Thermal management Power system reliability Delay Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Microarchitectural wire management for performance and power in partitioned architectures

TACO: temperature aware clock-tree optimization

Microarchitectural floorplanning for thermal management: A technical report (2005)

Temperature-Aware Floorplanning of Microarchitecture Blocks with IPC-Power Dependence Modeling and Transient Analysis

Decomposition of instruction decoder for low power designs

Tile-based power planning during floorplanning

Thermal optimization in multi-granularity multi-core floorplanning

A Power-Aware Technique for Functional Units in High-Performance Processors

Floorplanning for Even On-Chip Thermal Distribution

Simultaneous Optimization of Performance and Thermal Effects Based on Two-stage Microarchitectural Floorplanning

Similar Documents

Microarchitectural wire management for performance and power in partitioned architectures

TACO: temperature aware clock-tree optimization

Microarchitectural floorplanning for thermal management: A technical report (2005)

Temperature-Aware Floorplanning of Microarchitecture Blocks with IPC-Power Dependence Modeling and Transient Analysis

Decomposition of instruction decoder for low power designs

Tile-based power planning during floorplanning

Thermal optimization in multi-granularity multi-core floorplanning

A Power-Aware Technique for Functional Units in High-Performance Processors

Floorplanning for Even On-Chip Thermal Distribution

Simultaneous Optimization of Performance and Thermal Effects Based on Two-stage Microarchitectural Floorplanning