NDLI: Energy efficient stream-based configurable architecture for embedded platforms

Content Provider	IEEE Xplore Digital Library
Author	Pratas, F. Tomas, P. Trancoso, P. Sousa, L.
Copyright Year	2012
Description	Author affiliation: INESC-ID/IST, Technical University of Lisbon, Portugal (Pratas, F.; Tomas, P.; Sousa, L.) \|\| Department of Computer Science, University of Cyprus, Nicosia, Cyprus (Trancoso, P.)
Abstract	Reconfigurable hardware can be used as an energy and performance efficient co-processing solution to accelerate certain types of applications. To facilitate the design of hardware accelerators we have proposed a methodology that adopts the stream-based computing model and the usage of Graphics Processing Units as prototyping platforms. In this paper we go a step further and propose a new modular architecture for low-power reconfigurable systems to easily map the stream-based algorithms. In particular, the architecture consists of a semi-programable accelerator set that can be adapted to the application needs in terms of functional units and number of streaming engines. The proposed embedded architecture mates the flexibility of reconfigurable hardware with the advantages of stream computing for the strict needs of embedded reconfigurable devices. We show a possible organization for this architecture. Moreover, we provide a general case study to analyze the scalability of the proposed architecture in an Altera FPGA. Our experimental results show that a significant speed-up can be achieved compared to general purpose processors using low-power FPGA devices. Our preliminary estimates show that it is also possible to achieve energy savings of up to 118x.
Starting Page	193
Ending Page	200
File Size	1717146
Page Count	8
File Format	PDF
ISBN	9781467322959
e-ISBN	9781467322973
e-ISBN	9781467322966
DOI	10.1109/SAMOS.2012.6404174
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-07-16
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Program processors Computer architecture Organizations Hardware Kernel Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient Hardware Looping Units for FPGAs

Using FPGA-based configurable processors in teaching hardware/software co-design of embedded multiprocessor systems

Mapping applications on two-level configurable hardware

An efficient configuration unit design for VLIW based reconfigurable processors

VPPET: Virtual platform power and energy estimation tool for heterogeneous MPSoC based FPGA platforms

Low-cost hardware profiling of run-time and energy in FPGA embedded processors

Adaptive Raytracing Implementation Using Partial Dynamic Reconfiguration

Adaptive Configurable Transactional Memory for Multi-processor FPGA Platforms

LiSARD: LabVIEW Integrated Softcore Architecture for Reconfigurable Devices

Energy efficient stream-based configurable architecture for embedded platforms

Similar Documents

Efficient Hardware Looping Units for FPGAs

Using FPGA-based configurable processors in teaching hardware/software co-design of embedded multiprocessor systems

Mapping applications on two-level configurable hardware

An efficient configuration unit design for VLIW based reconfigurable processors

VPPET: Virtual platform power and energy estimation tool for heterogeneous MPSoC based FPGA platforms

Low-cost hardware profiling of run-time and energy in FPGA embedded processors

Adaptive Raytracing Implementation Using Partial Dynamic Reconfiguration

Adaptive Configurable Transactional Memory for Multi-processor FPGA Platforms

LiSARD: LabVIEW Integrated Softcore Architecture for Reconfigurable Devices

Energy efficient stream-based configurable architecture for embedded platforms