NDLI: An Evaluation of the Suitability of FPGAs for Embedded Vision Systems

Content Provider	IEEE Xplore Digital Library
Author	MacLean, W.J.
Copyright Year	2005
Description	Author affiliation: University of Toronto (MacLean, W.J.)
Abstract	Reconfigurable hardware, in the form of Field Programmable Gate Arrays (FPGAs), is becoming increasingly attractive for digital signal processing problems, including image processing and computer vision tasks. The ability to exploit the parallelism often found in these problems, as well as the ability to support different modes of operation on a single hardware substrate, gives these devices a particular advantage over fixed architecture devices such as serial CPUs and DSPs. Further, development times are substantially shorter than dedicated hardware in the form of Application Specific ICs (ASICs), and small changes to a design can be prototyped in a matter of hours. On the other hand, designing with FPGAs still requires expertise beyond that found in many vision labs today. This paper looks at the advantages and disadvantages of FPGA technology, its suitability for image processing and computer vision tasks, and attempts to suggest some directions for the future.
Starting Page	131
Ending Page	131
File Size	177457
Page Count	1
File Format	PDF
ISBN	0769523722
ISSN	10636919
DOI	10.1109/CVPR.2005.408
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-21
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer vision Machine vision Image processing Signal processing algorithms Digital signal processing Computer architecture Hardware Stereo vision Field programmable gate arrays Sensor arrays
Content Type	Text
Resource Type	Article
Subject	Computer Vision and Pattern Recognition Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Intelligent Novel Model for an Embedded Stereo Vision System

Performance Benchmark of DSP and FPGA Implementations of Low-Level Vision Algorithms

Video-rate stereo depth measurement on programmable hardware

A programmable image signal processing architecture for embedded vision systems

Reconfigurable embedded system architecture for next-generation Neural Signal Processing

A miniature stereo vision machine (MSVM-III) for dense disparity mapping

Hardware implementation of an SAD based stereo vision algorithm

Hardware/software codesign for embedded signal processing

Using the hardware/software co-design methodology to implement an embedded face recognition/verification system on an FPGA

An Evaluation of the Suitability of FPGAs for Embedded Vision Systems

Similar Documents

An Intelligent Novel Model for an Embedded Stereo Vision System

Performance Benchmark of DSP and FPGA Implementations of Low-Level Vision Algorithms

Video-rate stereo depth measurement on programmable hardware

A programmable image signal processing architecture for embedded vision systems

Reconfigurable embedded system architecture for next-generation Neural Signal Processing

A miniature stereo vision machine (MSVM-III) for dense disparity mapping

Hardware implementation of an SAD based stereo vision algorithm

Hardware/software codesign for embedded signal processing

Using the hardware/software co-design methodology to implement an embedded face recognition/verification system on an FPGA

An Evaluation of the Suitability of FPGAs for Embedded Vision Systems