NDLI: High Performance Architecture Design of CAVLC Encoder in H.264/AVC

Content Provider	IEEE Xplore Digital Library
Author	Hongqi Hu Jingnan Sun Jiadong Xu
Copyright Year	2008
Description	Author affiliation: Sch. of Electron. & Inf., Northwestern Polytech. Univ., Xi'an (Hongqi Hu)
Abstract	Context-based adaptive variable length coding (CAVLC) is a new and important feature of the H.264/AVC. Based on analysis and modification of the conventional run-length coding architecture, a novel high efficiency VLSI architecture for H.264/AVC CAVLC encoding is presented in this paper. An approach called arithmetic table structure is exploited to replace look-up-table ROM for reducing hardware resource. Moreover, a modified VLC packer is used to increase the throughout of CAVLC encoder architecture. With the synthesis constrain of 133 MHz, the hardware cost of the proposed design is 13113 gates based on 0.18 CMOS technology. Simulations show that the proposed design is capable of real-time processing for 1920 1080 30fps videos.
Starting Page	613
Ending Page	616
File Size	323147
Page Count	4
File Format	PDF
ISBN	9780769531199
DOI	10.1109/CISP.2008.541
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-05-27
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CAVLC Costs Very large scale integration Quantization Encoding Table lookup H.264/AVC Statistics encoder CMOS technology Automatic voltage control Hardware Arithmetic
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A high performance CAVLC encoder design for MPEG-4 AVC/H.264 video coding applications

VLSI Implementation of CAVLC Decoder for H.264/AVC Video Decoding

High performance VLSI implementation of CAVLC decoder of H.264/AVC for HD transmission

A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding

An area reduction scheme for the H.264/AVC CAVLC encoder

A high throughput architecture for the H.264/AVC CAVLC encoder

Architecture design of low-power and low-cost CAVLC decoder for H.264/AVC

VLSI implementation of CAVLC decoder with power Optimized for H.264/AVC video decoding

High Performance Context Adaptive Variable Length Coding Encoder for MPEG-4 AVC/H.264 Video Coding

High Performance Architecture Design of CAVLC Encoder in H.264/AVC

Similar Documents

A high performance CAVLC encoder design for MPEG-4 AVC/H.264 video coding applications

VLSI Implementation of CAVLC Decoder for H.264/AVC Video Decoding

High performance VLSI implementation of CAVLC decoder of H.264/AVC for HD transmission

A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding

An area reduction scheme for the H.264/AVC CAVLC encoder

A high throughput architecture for the H.264/AVC CAVLC encoder

Architecture design of low-power and low-cost CAVLC decoder for H.264/AVC

VLSI implementation of CAVLC decoder with power Optimized for H.264/AVC video decoding

High Performance Context Adaptive Variable Length Coding Encoder for MPEG-4 AVC/H.264 Video Coding

High Performance Architecture Design of CAVLC Encoder in H.264/AVC