NDLI: Reverse engineering circuits using behavioral pattern mining

Content Provider	IEEE Xplore Digital Library
Author	Wenchao Li Wasson, Z. Seshia, S.A.
Copyright Year	2012
Description	Author affiliation: UC Berkeley (Wenchao Li; Wasson, Z.; Seshia, S.A.)
Abstract	Systems are increasingly being constructed from off-the-shelf components acquired through a globally distributed, untrusted supply chain. The lack of trust in these components necessitates additional validation of the components before use. Additionally, hardware trojans are becoming a pressing concern. In this paper, we present a novel formalism and method to systematically derive the highlevel function of an unknown circuit component given its gate-level netlist. We define the highlevel description of a circuit as an interconnection of instantiations of abstract library components characterized using logical specifications. The proposed approach is based on mining interesting behavioral patterns from the simulation traces of a gate-level netlist, and representing them as a pattern graph. A similar pattern graph is also generated for library components. Our method first computes input-output signal correspondences via subgraph isomorphism on the pattern graphs. The general function of the unknown circuit is then determined by finding the closest match in the component library, by model checking the unknown circuit against each logical specification. We demonstrate the effectiveness of our approach on publicly-available circuits.
Starting Page	83
Ending Page	88
File Size	373305
Page Count	6
File Format	PDF
ISBN	9781467323413
e-ISBN	9781467323406
DOI	10.1109/HST.2012.6224325
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Protocols Reverse engineering Abstracts Libraries Hardware Integrated circuit modeling Cost accounting
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

COST: Circuit Optimization SysTem in ASIC library development environment

Interconnect model generation tool

Understanding integrated circuits

Reverse engineering circuits using behavioral pattern mining (2012)

Design for testability using behavioral models

Modeling Large Scale Circuits Using Massively Parallel Discrete-Event Simulation

Tiempo Asynchronous Circuits System Verilog Modeling Language

Modeling and simulation with Saber

An integrated environment for configurable designs

Reverse engineering circuits using behavioral pattern mining

Similar Documents

COST: Circuit Optimization SysTem in ASIC library development environment

Interconnect model generation tool

Understanding integrated circuits

Reverse engineering circuits using behavioral pattern mining (2012)

Design for testability using behavioral models

Modeling Large Scale Circuits Using Massively Parallel Discrete-Event Simulation

Tiempo Asynchronous Circuits System Verilog Modeling Language

Modeling and simulation with Saber

An integrated environment for configurable designs

Reverse engineering circuits using behavioral pattern mining