NDLI: An efficient approach to detect and correct control-flow errors for linear assembly

Content Provider	IEEE Xplore Digital Library
Author	Qiu, Yuanqiang Tan, Qingping Xu, Jianjun Zhao, Yuxiang
Copyright Year	2015
Description	Author affiliation: Computer School National University of Defense Technology, Changsha, China (Qiu, Yuanqiang; Tan, Qingping; Xu, Jianjun; Zhao, Yuxiang)
Abstract	In the space environment, a large number of cosmic rays often results in transient faults on on-board computers. And one of the main problems caused by these faults is the control flow errors in the program. This paper proposes a software-implemented control flow error detecting and correcting approach for the linear assembly named DCCLA. DCCLA firstly divides the program into loop blocks and non-loop blocks and assigns the formatted labels for the blocks. Then based on the mechanism of instructions counting, DCCLA inserts counting and comparing instructions into every block, with the purpose of detecting and correcting the control flow errors occurred inter-block and intra-block. In order to correct the data flow errors caused by the control flow errors, DCCLA backups the loop state and live variables. One advantage of DCCLA is that it can be configured flexibly according to the requirement of reliability and performance. The results of fault injection experiment shown that, the average fail rate of programs with DCCLA has decreased to 4.25% with the cost of increasing the average executing time by 41.7% and increasing the average program space by 46.7% DCCLA has the least influence on performance and space overhead and correspondingly higher reliability among three typical control flow detecting algorithms.
Starting Page	560
Ending Page	565
File Size	240697
Page Count	6
File Format	PDF
e-ISBN	9781509000227
DOI	10.1109/BMEI.2015.7401567
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-10-14
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Computers Radiation detectors Signal processing algorithms loop block control flow error fault injection Circuit faults transient fault Transient analysis Assembly
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in