NDLI: Background subtraction algorithm for moving object detection in FPGA

Content Provider	IEEE Xplore Digital Library
Author	Sanchez-Ferreira, C. Mori, J.Y. Llanos, C.H.
Copyright Year	2012
Description	Author affiliation: Department of Mechanical Engineering, University of Brasilia, Brasilia, Brazil (Sanchez-Ferreira, C.; Mori, J.Y.; Llanos, C.H.)
Abstract	Currently, both the market and the academic communities have required applications based on image and video processing with several real-time constraints. On the other hand, detection of moving objects is a very important task in mobile robotics and surveillance applications. In order to achieve an alternative design that allows for rapid development of real time motion detection systems, this paper proposes a hardware architecture for motion detection based on the background subtraction algorithm, which is implemented on FPGAs (Field Programmable Gate Arrays). For achieving this, the following steps are executed: (a) a background image (in gray-level format) is stored in an external SRAM memory, (b) a low-pass filter is applied to both the stored and current images, (c) a subtraction operation between both images is obtained, and (d) a morphological filter is applied over the resulting image. Afterward, the gravity center of the object is calculated and sent to a PC (via RS-232 interface). Both the practical results of the motion detection system and synthesis results have demonstrated the feasibility of FPGAs for implementing the proposed algorithms on an FPGA based hardware platform. The implemented system provides one processed pixel per FPGA's clock cycle (after the latency time) and speed-ups the software implementation (using the real-time xPC Target OS from MathWorks) by a factor of 32.
Starting Page	1
Ending Page	6
File Size	559235
Page Count	6
File Format	PDF
ISBN	9781467301848
e-ISBN	9781467301862
DOI	10.1109/SPL.2012.6211792
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-03-20
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Real time systems Shape Image color analysis Cameras Motion detection Field programmable gate arrays Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Detecting Moving Object Using Background Subtraction Algorithm in FPGA

FPGA based moving object detection

The Design of Background Subtraction on Reconfigurable Hardware

Implementation of real time moving object detection using background subtraction in FPGA

Real-time moving object detection for video surveillance system in FPGA

Skin region detector for real time face detection system

Hardware implementation of the PBAS foreground detection method in FPGA

FPGA-based video system for real time moving object detection

FPGA hardware architecture with parallel data processing to detect moving objects using the background image subtraction technique

Background subtraction algorithm for moving object detection in FPGA

Similar Documents

Detecting Moving Object Using Background Subtraction Algorithm in FPGA

FPGA based moving object detection

The Design of Background Subtraction on Reconfigurable Hardware

Implementation of real time moving object detection using background subtraction in FPGA

Real-time moving object detection for video surveillance system in FPGA

Skin region detector for real time face detection system

Hardware implementation of the PBAS foreground detection method in FPGA

FPGA-based video system for real time moving object detection

FPGA hardware architecture with parallel data processing to detect moving objects using the background image subtraction technique

Background subtraction algorithm for moving object detection in FPGA