NDLI: Use of experience plans optimisation method to design CMOS low noise amplifier for UMTS application

Content Provider	IEEE Xplore Digital Library
Author	Eljoued, R. Fakhfakh, A. Loulou, M. Masmoudi, N. Kamoun, L.
Copyright Year	2004
Description	Author affiliation: Laboratoire d'Electronique et des Technol. de l'Information, National Eng. Sch. of Sfax, Tunisia (Eljoued, R.; Fakhfakh, A.; Loulou, M.; Masmoudi, N.; Kamoun, L.)
Abstract	This paper presents the design of a CMOS low noise amplifier (LNA) suited for UMTS wireless standard. This standard of third wireless generation aims to focus on the already existing process in order to develop and improve actual service systems capacitance, like cordless and satellite systems. This objective can be obtained by improving system gain, increasing transmission data rate, etc. The designed amplifier uses differential structure, to ensure linearity and low noise figure. The noise model in this circuit is well mastered, however non linearity phenomenon is still very hard to encounter. For this reason, heuristics methods couldn't be applied to make transistors and passive element's sizing. In order to obtain a trade between linearity and noise figure, we propose here to use an optimization method based on experience plans. We designed an LNA with AMS 0.35/spl mu/m CMOS process. It provides a 19 dB gain at 2.14 GHz timing frequency and 2.4 dB noise figure (NF). The power consumption is 90 mW at 2.5 V power supply voltage. Simulation results are compared with the theoretical prediction and have shown the efficiency of our design methodology.
Sponsorship	IEEE IEEE Finland Section IEEE SP/CAS Chapter, Finland EURASIP UCSB Tampere Univ. of Technol. Ecole Superieure des Sciences et Techniques de Tunis, ESSTT, Univ. of Manouba
Starting Page	331
Ending Page	334
File Size	410158
Page Count	4
File Format	PDF
ISBN	0780383796
DOI	10.1109/ISCCSP.2004.1296294
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-03-21
Publisher Place	Tunisia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Low-noise amplifiers Noise figure Satellites Design methodology Optimization methods 3G mobile communication Linearity Capacitance Differential amplifiers Standards development
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 2.14 GHz, 0.78 dB noise figure CMOS low noise amplifier

A 0.13 /spl mu/m CMOS front-end for DCS1800/UMTS/802.11b-g with multi-band positive feedback low noise amplifier

Feed-Forward Correction Technique for a High Linearity WiMAX Differential Low Noise Amplifier

2 GHz, 130 nm CMOS low noise amplifier for WCDMA

Dual band CMOS LNA design with current reuse topology

A 0.13 /spl mu/m CMOS front-end, for DCS1800/UMTS/802.11b-g with multiband positive feedback low-noise amplifier

LNA design for a fully integrated CMOS single chip UMTS transceiver

A Triple Mode LNA Enhanced by Dual Feedback Loops for Multi Standard Receivers

A 5.8 GHz 1.7 dB NF fully integrated differential low noise amplifier in CMOS

Use of experience plans optimisation method to design CMOS low noise amplifier for UMTS application

Similar Documents

A 2.14 GHz, 0.78 dB noise figure CMOS low noise amplifier

A 0.13 /spl mu/m CMOS front-end for DCS1800/UMTS/802.11b-g with multi-band positive feedback low noise amplifier

Feed-Forward Correction Technique for a High Linearity WiMAX Differential Low Noise Amplifier

2 GHz, 130 nm CMOS low noise amplifier for WCDMA

Dual band CMOS LNA design with current reuse topology

A 0.13 /spl mu/m CMOS front-end, for DCS1800/UMTS/802.11b-g with multiband positive feedback low-noise amplifier

LNA design for a fully integrated CMOS single chip UMTS transceiver

A Triple Mode LNA Enhanced by Dual Feedback Loops for Multi Standard Receivers

A 5.8 GHz 1.7 dB NF fully integrated differential low noise amplifier in CMOS

Use of experience plans optimisation method to design CMOS low noise amplifier for UMTS application