NDLI: Architecting 3-D integrated circuit fabric with intrinsic thermal management features

Content Provider	IEEE Xplore Digital Library
Author	Rahman, M. Khasanvis, S. Jiajun Shi Mingyu Li Moritz, C.A.
Copyright Year	2015
Description	Author affiliation: Electr. & Comput. Eng., Univ. of Massachusetts Amherst, Amherst, MA, USA (Rahman, M.; Khasanvis, S.; Jiajun Shi; Mingyu Li; Moritz, C.A.)
Abstract	Migration to 3-D provides a possible pathway for future Integrated Circuits (ICs) beyond 2-D CMOS, which is at the brink of its own fundamental limits. Partial attempts so far for 3-D integration using die to die and layer to layer stacking do not represent true progression, and suffer from their own challenges with lack of intrinsic thermal management being among the major ones. Our proposal for 3-D IC, Skybridge, is a truly fine-grained vertical nanowire based fabric that solves technology scaling challenges, and at the same time achieves orders of magnitude benefits over 2-D CMOS. Key to Skybridge's 3-D integration is the fabric centric mindset, where device, circuit, connectivity, thermal management and manufacturing issues are co-addressed in a 3-D compatible manner. In this paper we present architected fine-grained 3-D thermal management features that are intrinsic components of the fabric and part of circuit design; a key difference with respect to die-die and layer-layer stacking approaches where thermal management considerations are coarse-grained at system level. Our bottom-up evaluation methodology, with simulations at both device and circuit level, shows that in the best case Skybridge's thermal extraction features are very effective in thermal management, reducing temperature of a heated region by up to 92%.
Starting Page	157
Ending Page	162
File Size	1886705
Page Count	6
File Format	PDF
ISBN	9781467378499
DOI	10.1109/NANOARCH.2015.7180605
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-07-08
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Decision support systems Thermal Modeling 3-D Thermal Management 3-D Integrated Circuit Vertical Nanowire Skybridge Nanoscale devices
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fine-grained 3-D integrated circuit fabric using vertical nanowires

Architecting NP-Dynamic Skybridge

Manufacturing pathway and experimental demonstration for nanoscale fine-grained 3-D integrated circuit fabric

Architecting connectivity for fine-grained 3-D vertically integrated circuits

Compact model for vertical silicon nanowire based device simulation and circuit design

Skybridge: A New Nanoscale 3-D Computing Framework for Future Integrated Circuits

Vertical nanowire MOSFET parasitic resistance modeling

$N^{3}ASICs:$ Designing nanofabrics with fine-grained CMOS integration

Thermal Characterization of Package-on-Package (PoP) Configuration through Modeling

Architecting 3-D integrated circuit fabric with intrinsic thermal management features

Similar Documents

Fine-grained 3-D integrated circuit fabric using vertical nanowires

Architecting NP-Dynamic Skybridge

Manufacturing pathway and experimental demonstration for nanoscale fine-grained 3-D integrated circuit fabric

Architecting connectivity for fine-grained 3-D vertically integrated circuits

Compact model for vertical silicon nanowire based device simulation and circuit design

Skybridge: A New Nanoscale 3-D Computing Framework for Future Integrated Circuits

Vertical nanowire MOSFET parasitic resistance modeling

$N^{3}ASICs:$ Designing nanofabrics with fine-grained CMOS integration

Thermal Characterization of Package-on-Package (PoP) Configuration through Modeling

Architecting 3-D integrated circuit fabric with intrinsic thermal management features