NDLI: A fast, numerical circuit-level model of carbon nanotube transistor

Content Provider	IEEE Xplore Digital Library
Author	Kazmierski, T.J. Dafeng Zhou Al-Hashimi, B.M.
Copyright Year	2007
Description	Author affiliation: Sch. of Electron. & Comput. Sci., Southampton Univ., Southampton (Kazmierski, T.J.; Dafeng Zhou; Al-Hashimi, B.M.)
Abstract	Recently proposed circuit-level models of carbon nanotube transistor (CNT) for SPICE-like simulators suffer from numerical complexities as they rely on numerical evaluation of integrals or internal Newton-Raphson iterations to find solutions of non-linear dependencies or both. Recently an approach has been proposed which eliminates the need for numerical integration when calculating the charge densities in CNT through the use of piece-wise linear approximation. This paper extends the effective employment of numerical piece-wise approximation to the solution of the Fermi-Dirac integral to accelerate the CNT model speed when evaluating the source-drain current while maintaining high modeling accuracy. Our results show a speed up of more than three orders of magnitude compared with the theoretical CNT model implemented in FETToy, used as a reference for verifying newer models. Comparisons of drain-source current characteristics of the new model against that in FETToy are presented, confirming that the accuracy of the proposed approach is maintained within less than 5% in terms of RMS error.
Starting Page	33
Ending Page	37
File Size	192744
Page Count	5
File Format	PDF
ISBN	9781424417902
DOI	10.1109/NANOARCH.2007.4400855
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-21
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Piecewise linear techniques Neodymium Circuit simulation Integral equations Voltage Carbon nanotubes Energy states Numerical models Mathematical model Transistors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient circuit-level modelling of ballistic CNT using piecewise non-linear approximation of mobile charge density

HSPICE implementation of a numerically efficient model of CNT transistor

Calculation of current-voltage characteristics of a ballistic transistor based on metallic single-wall carbon nanotube

A fast, numerical circuit-level model of carbon nanotube transistor

Neural network model for ballistic carbon nanotube transistors

Effects of single-electron transistor parameter variations on hybrid circuit design

A new piecewise-linear simulation algorithm using switch-level pattern dynamics

Fast time-domain simulation through combined symbolic analysis and piecewise linear modeling

A compact current-voltage model for carbon nanotube field effect transistors

A fast, numerical circuit-level model of carbon nanotube transistor

Similar Documents

Efficient circuit-level modelling of ballistic CNT using piecewise non-linear approximation of mobile charge density

HSPICE implementation of a numerically efficient model of CNT transistor

Calculation of current-voltage characteristics of a ballistic transistor based on metallic single-wall carbon nanotube

A fast, numerical circuit-level model of carbon nanotube transistor

Neural network model for ballistic carbon nanotube transistors

Effects of single-electron transistor parameter variations on hybrid circuit design

A new piecewise-linear simulation algorithm using switch-level pattern dynamics

Fast time-domain simulation through combined symbolic analysis and piecewise linear modeling

A compact current-voltage model for carbon nanotube field effect transistors

A fast, numerical circuit-level model of carbon nanotube transistor