NDLI: Minimizing wire delays by net-topology aware binding during floorplan- driven high level synthesis

Content Provider	IEEE Xplore Digital Library
Author	Krishnan, Vyas Katkoori, Srinivas
Copyright Year	2007
Description	Author affiliation: Department of Computer Science & Engineering, University of South Florida, Tampa, USA (Krishnan, Vyas; Katkoori, Srinivas)
Abstract	With shrinking feature sizes in deep sub-micron technologies, interconnect delays play a dominant role in the cycle time of digital circuits. It is essential to consider the impact of physical design during high-level synthesis. No prior work exists in literature that accounts for the topology of nets resulting from binding decisions during high-level synthesis. This paper presents a novel floorplan-aware high-level synthesis technique that uses accurate net topologies and distributed wire-delay models to guide resource allocation and binding decisions during design-space exploration. The proposed approach tightly integrates a floorplanner with a high-level synthesis binding algorithm. The location of data path modules in the floorplan is used to determine the minimal length RSMT of every net, to which the delay model is applied to accurately estimate delays of multi-terminal nets. Our results show that, when compared to previous approaches, the synthesis technique proposed in this paper reduces wire delays by as much as 48.9% in 70nm technology with an average improvement of 38.6%, and an overhead of only 3.6% in chip area
Starting Page	99
Ending Page	104
File Size	174874
Page Count	6
File Format	PDF
ISBN	9781424417094
DOI	10.1109/VLSISOC.2007.4402480
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Costs Temperature Very large scale integration High level synthesis Wire Delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Novel Incremental Floorplan Algorithm for Duplication in Integration of High-level Synthesis and Floorplan

New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing

Floorplan evaluation with timing-driven global wireplanning, pin assignment, and buffer/wire sizing

Temperature-aware clock tree synthesis considering spatiotemporal hot spot correlations

Feedback-driven datapath optimization in Fasolt

Statistical performance-driven module binding in high-level synthesis

Wiring area optimization in floorplan-aware hierarchical power grids

Performance driven multiple-source bus synthesis using buffer insertion

Improved delay prediction for on-chip buses [high-level synthesis]

Minimizing wire delays by net-topology aware binding during floorplan- driven high level synthesis

Similar Documents

A Novel Incremental Floorplan Algorithm for Duplication in Integration of High-level Synthesis and Floorplan

New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing

Floorplan evaluation with timing-driven global wireplanning, pin assignment, and buffer/wire sizing

Temperature-aware clock tree synthesis considering spatiotemporal hot spot correlations

Feedback-driven datapath optimization in Fasolt

Statistical performance-driven module binding in high-level synthesis

Wiring area optimization in floorplan-aware hierarchical power grids

Performance driven multiple-source bus synthesis using buffer insertion

Improved delay prediction for on-chip buses [high-level synthesis]

Minimizing wire delays by net-topology aware binding during floorplan- driven high level synthesis