NDLI: FPGA implementation of 4-channel ICA for on-line EEG signal separation

Content Provider	IEEE Xplore Digital Library
Author	Wei-Chung Huang Shao-Hang Hung Jen-Feng Chung Meng-Hsiu Chang Lan-Da Van Chin-Teng Lin
Copyright Year	2008
Description	Author affiliation: Dept. of Electr. & Control Eng., Nat. Chiao Tung Univ., Hsinchu (Wei-Chung Huang; Shao-Hang Hung; Jen-Feng Chung; Meng-Hsiu Chang; Chin-Teng Lin) \|\| Dept. of Comput. Sci., Nat. Chiao Tung Univ., Hsinchu (Lan-Da Van)
Abstract	Blind source separation of independent sources from their mixtures is a common problem for multi-sensor applications in real world, for example, speech or biomedical signal processing. This paper presents an independent component analysis (ICA) method with information maximization (Infomax) update applied into 4-channel one-line EEG signal separation. This can be implemented on FPGA with a fixed-point number representation, and then the separated signals are transmitted via Bluetooth. As experimental results, the proposed design is faster 56 times than soft performance, and the correlation coefficients at least 80% with the absolute value are compared with off-line processing results. Finally, live demonstration is shown in the DE2 FPGA board, and the design is consisted of 16,605 logic elements.
Starting Page	65
Ending Page	68
File Size	300466
Page Count	4
File Format	PDF
ISBN	9781424428786
DOI	10.1109/BIOCAS.2008.4696875
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-11-20
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Source separation Bluetooth ICA Independent component analysis Electroencephalography Blind source separation information maximization multi-sensor Signal processing algorithms fixed-point Signal processing Hardware Speech processing blind source separation Field programmable gate arrays Biomedical signal processing biomedical signal
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Digital circuit design for FPGA based implementation of ICA for real time Blind Signal Separation

Implementation of Pipelined FastICA on FPGA for Real-Time Blind Source Separation

Digital circuit design of ICA based implementation of FPGA for real time Blind Signal Separation

FPGA Implementation of Infomax BSS Algorithm with Fixed-Point Number Representation

FPGA Implementation of FastICA based on Floating-Point Arithmetic Design for Real-Time Blind Source Separation

Implementation of blind source separation for multi-input

Optimized Infomax-ICA algorithm on FPGA Architecture for Blind Source Separation

A single-chip FPGA design for real-time ICA-based blind source separation algorithm

A Fixed-Point Algorithm for Nonnegative Independent Component Analysis

FPGA implementation of 4-channel ICA for on-line EEG signal separation

Similar Documents

Digital circuit design for FPGA based implementation of ICA for real time Blind Signal Separation

Implementation of Pipelined FastICA on FPGA for Real-Time Blind Source Separation

Digital circuit design of ICA based implementation of FPGA for real time Blind Signal Separation

FPGA Implementation of Infomax BSS Algorithm with Fixed-Point Number Representation

FPGA Implementation of FastICA based on Floating-Point Arithmetic Design for Real-Time Blind Source Separation

Implementation of blind source separation for multi-input

Optimized Infomax-ICA algorithm on FPGA Architecture for Blind Source Separation

A single-chip FPGA design for real-time ICA-based blind source separation algorithm

A Fixed-Point Algorithm for Nonnegative Independent Component Analysis

FPGA implementation of 4-channel ICA for on-line EEG signal separation