NDLI: Spike-Based MAX Networks for Nonlinear Pooling in Hierarchical Vision Processing

Content Provider	IEEE Xplore Digital Library
Author	Folowosele, F.O. Vogelstein, R.J. Etienne-Cummings, R.
Copyright Year	2007
Description	Author affiliation: Johns Hopkins Univ., Baltimore (Folowosele, F.O.; Vogelstein, R.J.; Etienne-Cummings, R.)
Abstract	Complex cells in the visual cortex utilize a maximum (MAX) operation to pool the outputs of simple cells to achieve feature specificity and invariance. We demonstrate a biologically-plausible MAX network for nonlinear pooling in hardware, using a reconfigurable multichip address event representation based VLSI system. With this implementation we have shown that we can implement simple and advanced stages of visual processing on the same chip and are one step closer to constructing an autonomous, continuous-time, biologically- plausible hierarchical model of visual information processing using large-scale arrays of identical silicon neurons.
Starting Page	79
Ending Page	82
File Size	693372
Page Count	4
File Format	PDF
ISBN	9781424415243
DOI	10.1109/BIOCAS.2007.4463313
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-11-27
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Biological system modeling Neurons visual cortex Retina Transceivers integrate-and-fire array transceiver MAX network Neuromorphics Complex cells Computer architecture Brain modeling Spatial filters Hardware Large-scale systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Spike-based max networks for nonlinear pooling in hierarchical vision processing.

A 65k-neuron 73-Mevents/s 22-pJ/event asynchronous micro-pipelined integrate-and-fire array transceiver

65k-neuron integrate-and-fire array transceiver with address-event reconfigurable synaptic routing

SpikeNET: A Simulator For Modeling Large Networks of Integrate and Fire Neurons (1999)

Silicon spike-based synaptic array and address-event transceiver

An orientation selective 2D AER transceiver

Spikenet: a simulator for modeling large networks of integrate and fire neurons. Neurocomputing (1999).

Spikenet: a simulator for modeling large networks of integrate and fire neurons (1999)

Developmental Stereo: Emergence of Disparity Preference in Models of the Visual Cortex

Spike-Based MAX Networks for Nonlinear Pooling in Hierarchical Vision Processing

Similar Documents

Spike-based max networks for nonlinear pooling in hierarchical vision processing.

A 65k-neuron 73-Mevents/s 22-pJ/event asynchronous micro-pipelined integrate-and-fire array transceiver

65k-neuron integrate-and-fire array transceiver with address-event reconfigurable synaptic routing

SpikeNET: A Simulator For Modeling Large Networks of Integrate and Fire Neurons (1999)

Silicon spike-based synaptic array and address-event transceiver

An orientation selective 2D AER transceiver

Spikenet: a simulator for modeling large networks of integrate and fire neurons. Neurocomputing (1999).

Spikenet: a simulator for modeling large networks of integrate and fire neurons (1999)

Developmental Stereo: Emergence of Disparity Preference in Models of the Visual Cortex

Spike-Based MAX Networks for Nonlinear Pooling in Hierarchical Vision Processing