NDLI: Reliable Computation in Noisy Backgrounds Using Real-Time Neuromorphic Hardware

Content Provider	IEEE Xplore Digital Library
Author	Hsi-Ping Wang Chicca, E. Indiveri, G. Sejnowski, T.J.
Copyright Year	2007
Description	Author affiliation: Salk Inst., La Jolla (Hsi-Ping Wang; Sejnowski, T.J.)
Abstract	Spike-time based coding of neural information, in contrast to rate coding, requires that neurons reliably and precisely fire spikes in response to repeated identical inputs, despite a high degree of noise from stochastic synaptic firing and extraneous background inputs. We investigated the degree of reliability and precision achievable in various noisy background conditions using real-time neuromorphic VLSI hardware which models integrate-and-fire spiking neurons and dynamic synapses. To do so, we varied two properties of the inputs to a single neuron, synaptic weight and synchrony magnitude (number of synchronously firing pre-synaptic neurons). Thanks to the realtime response properties of the VLSI system we could carry out extensive exploration of the parameter space, and measure the neurons firing rate and reliability in real-time. Reliability of output spiking was primarily influenced by the amount of synchronicity of synaptic input, rather than the synaptic weight of those synapses. These results highlight possible regimes in which real-time neuromorphic systems might be better able to reliably compute with spikes despite noisy input.
Starting Page	71
Ending Page	74
File Size	1066698
Page Count	4
File Format	PDF
ISBN	9781424415243
DOI	10.1109/BIOCAS.2007.4463311
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-11-27
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Real time systems Neuromorphics Stochastic resonance Neurons Very large scale integration Biology computing Hardware Timing Background noise Biological information theory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Neuromorphic analog communication

Minimizing the Effect of Process Mismatch in a Neuromorphic System Using Spike-Timing-Dependent Adaptation

Modeling orientation selectivity using a neuromorphic multi-chip system

Reliable Computation in Noisy Backgrounds Using Real-Time Neuromorphic Hardware (Invited Paper)

Reliable computation in noisy backgrounds using real-time neuromorphic hardware (invited paper).

Real-Time Simulation of Biologically Realistic Stochastic Neurons in VLSI

A Neuromorphic aVLSI network chip with configurable plastic synapses

Robust classification of correlated patterns with a neuromorphic VLSI network of spiking neurons

Analog VLSI neuromorphic systems

Reliable Computation in Noisy Backgrounds Using Real-Time Neuromorphic Hardware

Similar Documents

Neuromorphic analog communication

Minimizing the Effect of Process Mismatch in a Neuromorphic System Using Spike-Timing-Dependent Adaptation

Modeling orientation selectivity using a neuromorphic multi-chip system

Reliable Computation in Noisy Backgrounds Using Real-Time Neuromorphic Hardware (Invited Paper)

Reliable computation in noisy backgrounds using real-time neuromorphic hardware (invited paper).

Real-Time Simulation of Biologically Realistic Stochastic Neurons in VLSI

A Neuromorphic aVLSI network chip with configurable plastic synapses

Robust classification of correlated patterns with a neuromorphic VLSI network of spiking neurons

Analog VLSI neuromorphic systems

Reliable Computation in Noisy Backgrounds Using Real-Time Neuromorphic Hardware