NDLI: Analog Circuit Calibration with Single Poly Non-Volatile Memories

Please wait, while we are loading the content...

2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)

Reviewer and referee listings

Table of contents

Learning from the Primary Visual Cortex to Recover Vision for the Blind by Microstimulation

Embedded Signal Processing in Impedance Spectroscopy

Future RFID and Wireless Sensors for Ubiquitous Intelligence

Physical Design Automation at Transistor Level

Using Positive Feedback Adiabatic Logic to implement Reversible Toffoli Gates

A Subthreshold SCL Based Pipelined Encoder for Ultra-Low Power 8-bit Folding/Interpolating ADC

Subthreshold AES S-Box with Increased Power Analysis Resistance

Power-Aware Reliable Embedded Software Design

60 GHz Amplifier Employing Slow-wave Transmission Lines in 65-nm CMOS

A 90nm CMOS UWB LNA

A 130nm CMOS Programmable Operational Amplifier

Automatic Verification Plan Generation to Speed up SoC Verification

Survival of an object oriented simulation framework through SystemC version upgrades

An Exact Breadth-First Search Algorithm for the Multiple Constant Multiplications Problem

A 72.2Mbit/s Transformer-Based Power Amplifier in 65nm CMOS for 2.4GHz 802.11n WLAN

An Automatic Gain Control Front-End Optical Receiver for Multi-Level Data Transmission

Partial Reconfiguration Applied in an On-line Evolvable Pattern Recognition System

Hardware Comparison of the Hash Function Candidates RADIOGATÚN, MAME, and LAKE

Transient Properties of Internal State Initialization Strategies in Reconfigurable Digital Signal Processing Channels

Switched Capacitor Sample-and-Hold Circuit with Input Signal Range beyond Supply Voltage

Low-Voltage, Low-Power, and Wide-Tuning-Range Ring-VCO for Frequency ΔΣ Modulator

A 20MS/s 11-bit Digital-to-Analog Converter Using a Combined Capacitor and Resistor Network

On-line Distributed Thermal Sensing and Monitoring of Multicore Systems

CMOS Temperature Sensor Using Periodic Averaging for Error Reduction

Microprocessor-based System Test using Debug Interface

Application of Sequential Test Set Compaction to LFSR Reseeding

Comparison of Fixed-Point Arithmetic Errors for the FPGA-Based CRAIMOT Basis Function Generators

Bi-directional Band pass / Band stop filter based on Current-Starved Pseudo Floating-Gate inverters

Low-Voltage Bulk-Driven Mixers in 45nm CMOS for Ultra-Wideband TX and RX

A 30 GHz 90-nm CMOS Passive Subharmonic Mixer with 15 GHz Differential LO

Parameterized MAC unit generation for a scalable embedded DSP core

Processing Element for Reciprocal and Reciprocal Square Root

A Variable-Rate Viterbi Decoder in 130-nm CMOS

CMOS Integrated Active Rectifier with Temperature Independent Efficiency

Power Harvesting Circuits in 90 nm CMOS

Non-Data Aided Carrier Offset Compensation for SDR Implementation

Divide-and-Conquer Matrix Inversion for Linear MMSE Detection in SDR MIMO Receivers

An Integrated 3-Level Fully Adjustable PWM Class-D Audio Amplifier in 0.35μm CMOS

A 1W Class-D Audio Power Amplifier in a 0.35μm CMOS Process

Integrated 1.6 GHz, 2W Tuned RF Power Amplifier

A Switchable Folded-Cascode OTA without Transmission Gates in the Signal Path

Low Noise Amplifier Architecture Analysis for OFDM-UWB System in 0.18μm CMOS

Instruction Set Enhancements for High-Performance Multicore Execution on the REALJava Platform

A system for calculating the Greatest Common Denominator implemented using Asynchrobatic Logic

High Level Synthesis of Parallel Tile Processing Units with non-uniform memory accesses

Hierarchical Agent Monitoring NoCs: A Design Methodology with Scalability and Variability

Stochastic Automata Network for Performance Evaluation of Heterogeneous SoC Communication

Noise and Jitter Transfer Characteristics of an On-chip Voltage Reference-Locked Loop

Investigation of First-Order Digital Bang-Bang Phase-Locked Loops with Reference Clock Jitter

A 5.4GHz 90-nm CMOS Digitally Controlled LC Oscillator with 21% Tuning Range, 1.1MHz resolution, and 180dB FOM

Low-latency and Energy-efficient Monitoring Interconnect for Hierarchical-agent-monitored NoCs

Distributed Traffic Monitoring Methods for Adaptive Network-on-Chip

High Throughput High Performance NoC Switch

Design and behavioral simulation of comparator-based switched-capacitor circuits

NETTAN -A tool for Analysis and Iterative Design of Analog-, Digital-and Switched-Capacitor Filters

Analog Circuit Calibration with Single Poly Non-Volatile Memories

Net Balanced Floorplanning Based on Elastic Energy Model

A 2.5-GS/s 30-mW 4-bit Flash ADC in 90nm CMOS

4-bit, 15 GS/s ADC in SiGe

Towards a Second Order FDSM Analog-to-Digital Converter for Wireless Sensor Network Nodes

A Power-Adaptable Entropy-Coding A/D Converter

Proceedings Norchip Conference, 2004.

Analog Circuit Calibration with Single Poly Non-Volatile Memories

Content Provider	IEEE Xplore Digital Library
Author	Hafkemeyer, K.M. Schott, A. Vega-Castillo, P. Krautschneider, W.H.
Copyright Year	2008
Description	Author affiliation: Inst. of Nanoelectron., Hamburg Univ. of Technol., Hamburg, Germany (Hafkemeyer, K.M.; Schott, A.; Krautschneider, W.H.) \|\| Inst. Technologico de Costa Rica, Cartago, Costa Rica (Vega-Castillo, P.)
Abstract	A single poly non-volatile memory module for analog circuit calibration fabricated in a standard 350 nm CMOS process is presented. This module performs the read, program and verify operations for non-volatile storage applications. This circuitry can be used, e.g. for storing data to individually adjust sensitive device parameters of biomedical analog front ends to meet precisely the target specifications. The module can be embedded in analog or mixed signal chips based on 350 nm CMOS technology.
Starting Page	254
Ending Page	257
File Size	251932
Page Count	4
File Format	PDF
ISBN	9781424424924
DOI	10.1109/NORCHP.2008.4738322
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-11-16
Publisher Place	Estonia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Integrated circuit technology Charge pumps Nonvolatile memory Voltage Analog circuits CMOS technology CMOS process Calibration Registers MOSFETs
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in