NDLI: Stochastic Automata Network for Performance Evaluation of Heterogeneous SoC Communication

Content Provider	IEEE Xplore Digital Library
Author	Deshmukh, U. Sahula, V.
Copyright Year	2008
Description	Author affiliation: Lectrurer in ECE, Govt. Polytech., Dhule, India (Deshmukh, U.) \|\| Dept. of Electron. & Commun. Eng., Malaviya Nat. Inst. of Technol., Jaipur, India (Sahula, V.)
Abstract	To meet ever increasing demand for performance of emerging System-on-Chip (SoC) applications, designer employ techniques for concurrent communication between components. Hence communication architecture becomes complex and major performance bottleneck. An early performance evaluation of communication architecture is the key to reduce design time, time-to-market and consequently cost of the system. Moreover, it helps to optimize system performance by selecting appropriate communication architecture. However, performance model of concurrent communication is complex to describe and hard to solve. In this paper, we propose methodology for performance evaluation of bus based communication architectures, modeling for which is based on modular Stochastic Automata Network (SAN). We employ Generalized Semi Markov Process (GSMP) model for each module of the SAN that emulates dynamic behavior of a Processing Element (PE) of an SoC architecture. The proposed modeling approach provides an early estimation of performance parameters viz. memory bandwidth, average queue length at memory and average waiting time seen by a processing element; while we provide parameters viz. number of processing elements, the mean computation time of processing elements and the first and second moments of connection time between processing elements and memories, as input to the model.
Starting Page	208
Ending Page	211
File Size	126866
Page Count	4
File Format	PDF
ISBN	9781424424924
DOI	10.1109/NORCHP.2008.4738313
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-11-16
Publisher Place	Estonia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Storage area networks Costs Parameter estimation System performance Stochastic processes Automata Time to market Computer architecture Markov processes System-on-a-chip
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture

Analytical performance estimation from GSMP model for hierarchical bus-bridge based SoC communication architecture

Stochastic Automata Network for Performance Evaluation of Heterogeneous SoC Communication

Using TLM for exploring bus-based SoC communication architectures

Performance study of virtual-channel router for Network-on-Chip

Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture

Numerical evaluation of stochastic automata networks

An improved methodology for system-level point-to-point communication architecture synthesis in SOC design

Analysis and evaluation of traffic-performance in a backtracked routing network-on-chip

Stochastic Automata Network for Performance Evaluation of Heterogeneous SoC Communication

Similar Documents

Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture

Analytical performance estimation from GSMP model for hierarchical bus-bridge based SoC communication architecture

Stochastic Automata Network for Performance Evaluation of Heterogeneous SoC Communication

Using TLM for exploring bus-based SoC communication architectures

Performance study of virtual-channel router for Network-on-Chip

Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture

Numerical evaluation of stochastic automata networks

An improved methodology for system-level point-to-point communication architecture synthesis in SOC design

Analysis and evaluation of traffic-performance in a backtracked routing network-on-chip

Stochastic Automata Network for Performance Evaluation of Heterogeneous SoC Communication