NDLI: A novel high efficient scheduling algorithm for buffered crossbar switches

Content Provider	IEEE Xplore Digital Library
Author	Peng Yi Shumin Chen Binqiang Wang
Copyright Year	2008
Description	Author affiliation: PLA Inf. Eng. Univ., Zhengzhou (Shumin Chen; Binqiang Wang) \|\| Nat. Digital Switch Syst. Eng. & Technol. R&D Center (NDSC) Zhengzhou, Zhengzhou (Peng Yi)
Abstract	With the development of ASIC technology, buffered-crossbar (CICQ) switch is becoming more and more attractive, and many scheduling algorithms have been proposed based on this architecture. However, the existing schemes are either still a little complicated in hardware implementation or low efficient in scheduling performance. In this paper, we propose a simple and high efficient scheduling algorithm called maximum urgency first (MUF). Since the MUF algorithm systematically evaluates the scheduling demands of both the input queues and the crosspoint queues in arbitrations of input scheduling, it not only can sufficiently make use of the output bandwidth, but also can efficiently control the increment of the input queue length. By compressing the queue length of the input queue and the crosspoint queue into the input urgency (IU) and the output urgency (OU), the implementation complexity of the MUF algorithm is largely decreased. Simulation results show that MUF can obtain better stability and delay performance than traditional scheduling schemes presented for CICQ switches.
Starting Page	78
Ending Page	82
File Size	3644479
Page Count	5
File Format	PDF
ISBN	9781424423736
DOI	10.1109/CHINACOM.2008.4684973
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-08-25
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Packet switching Scalability Switches Throughput CICQ Scheduling algorithm Delay switch Impedance matching Traffic control scheduling Iterative algorithms Buffered Crossbar Round robin
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Matching schemes for input buffered switches with low delay and low complexity

A New Practical Scheduling Algorithm for Buffered Crossbar Switches

A high-throughput scheduling algorithm for a buffered crossbar switch fabric

A Multi-thresholds Scheduling Algorithm for Buffered Crossbar Switches

Impact of scheduling algorithms on performances of buffered crossbar switch fabrics

Exhaustive limited service round robin matching algorithm for buffered crossbar switches

A parallel-polled virtual output queued switch with a buffered crossbar

A High-Speed Scheduling Algorithm for Combined Input-Crosspoint-Queued (CICQ) Switches

The dual round robin pseudo-grant matching for high-speed packet switches

A novel high efficient scheduling algorithm for buffered crossbar switches

Similar Documents

Matching schemes for input buffered switches with low delay and low complexity

A New Practical Scheduling Algorithm for Buffered Crossbar Switches

A high-throughput scheduling algorithm for a buffered crossbar switch fabric

A Multi-thresholds Scheduling Algorithm for Buffered Crossbar Switches

Impact of scheduling algorithms on performances of buffered crossbar switch fabrics

Exhaustive limited service round robin matching algorithm for buffered crossbar switches

A parallel-polled virtual output queued switch with a buffered crossbar

A High-Speed Scheduling Algorithm for Combined Input-Crosspoint-Queued (CICQ) Switches

The dual round robin pseudo-grant matching for high-speed packet switches

A novel high efficient scheduling algorithm for buffered crossbar switches