NDLI: 107–112 Gbit/s fully integrated CDR/1:2 DEMUX using InP-based DHBTs

Content Provider	IEEE Xplore Digital Library
Author	Makon, R.E. Driad, R. Schubert, C. Fischer, J. Lösch, R. Walcher, H. Rosenzweig, J. Schlechtweg, M. Ambacher, O.
Copyright Year	2010
Description	Author affiliation: Fraunhofer Institute for Applied Solid State Physics IAF, Tullastrasse 72, D-79108 Freiburg, Germany (Makon, R.E.; Driad, R.; Lösch, R.; Walcher, H.; Rosenzweig, J.; Schlechtweg, M.; Ambacher, O.) \|\| Fraunhofer Institute for Telecommunication, Heinrich Hertz Institute, Einsteinufer 37, 10587 Berlin, Germany (Schubert, C.; Fischer, J.)
Abstract	This paper presents a monolithically integrated clock and data recovery (CDR) circuit with 1:2 demultiplexer (DEMUX), which is capable of processing signals with data rates between 107 Gbit/s and 112 Gbit/s. The fabrication of the integrated circuit (IC) relies on an in-house InP double heterostructure bipolar transistor technology (DHBT) featuring cut-off frequency values of more than 350 GHz for both fT and fmax. The CDR concept is based on a half-rate circuit architecture, whose main components are a linear phase detector including a 1:2 DEMUX, a voltage controlled oscillator (VCO), and a loop filter. Mounted into a module, the CDR/1:2 DEMUX features proper operation at data rates up to 112 Gbit/s, whereas the recovered and demultiplexed data exhibit clear eye opening and a voltage swing of 500 mVpp. The half-rate clock signal extracted from the input data features a voltage swing of 250 mVpp. By using the CDR module in an optical system environment, a bit error rate (BER) well below $10^{−10}$ is obtained at 112 Gbit/s with a data word length ranging up to $2^{31}–1.$
Starting Page	206
Ending Page	209
File Size	777575
Page Count	4
File Format	PDF
ISBN	9781424472314
e-ISBN	9782874870170
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-27
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	EUROPEAN MICROWAVE ASSOC
Subject Keyword	Integrated circuits Voltage-controlled oscillators Double heterojunction bipolar transistors Optical fiber communication Optical transmitters Indium phosphide Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in