NDLI: A self-triggered CMOS front-end for Silicon Photo-Multiplier detectors

Content Provider	IEEE Xplore Digital Library
Author	Corsi, F. Foresta, M. Marzocca, C. Matarrese, G. Del Guerra, A.
Copyright Year	2009
Description	Author affiliation: Department of Electronics and Electrical Engineering, Politecnico di Bari and INFN, Italy (Corsi, F.; Foresta, M.; Marzocca, C.; Matarrese, G.) \|\| Department of Physics, Università di Pisa and INFN, Italy (Del Guerra, A.)
Abstract	A complete analog front-end channel suitable for Silicon Photo-Multiplier (SiPM) detectors has been designed in a standard CMOS 0.35µm technology. The current-mode approach exploited in the first stage of the proposed architecture allows to fulfill the severe constraints imposed by this kind of detectors in terms of dynamic range and speed of operation, without excessive power consumption. Timing accuracy of about 50ps, obtained with the electronics coupled to a fast pulse generator in series to a charge injection capacitance, has been obtained by means of a fast current discriminator. The circuit is specially intended for medical imaging applications, for instance PET, but programmability of detector bias, gain and threshold current enhances the flexibility of the architecture, making it suitable for different kind of SiPM detectors and applications. An 8-channel ASIC, suitable for the read-out of SiPM arrays has been designed and manufactured following this approach. The characterization of the chip is currently in progress. Here we report the preliminary measurement results obtained by coupling a single channel to a single SiPM detector excited by a pulsed blue LED.
Starting Page	79
Ending Page	84
File Size	990791
Page Count	6
File Format	PDF
ISBN	9781424447084
DOI	10.1109/IWASI.2009.5184772
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-06-25
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pulse generation Energy consumption Accuracy Pulse measurements Coupling circuits Detectors Dynamic range CMOS technology Silicon Timing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Current-mode front-end electronics for silicon photo-multiplier detectors

Electrical Characterization of Silicon Photo-Multiplier Detectors for Optimal Front-End Design

Preliminary results from a current mode CMOS front-end circuit for silicon photomultiplier detectors

Experimental results from an analog front-end channel for silicon photomultiplier detectors

A CMOS front end for a laser rangefinder with resonance-based timing discrimination

Design and characterization of a 32-channel front-end ASIC for Silicon Photo-Multiplier detectors

A fast 0.25um CMOS current-mode front-end stage for solid state detector interfaces

A novel output baseline holder circuit for CMOS front-end analog channels

A 256K CMOS EPROM

A self-triggered CMOS front-end for Silicon Photo-Multiplier detectors

Similar Documents

Current-mode front-end electronics for silicon photo-multiplier detectors

Electrical Characterization of Silicon Photo-Multiplier Detectors for Optimal Front-End Design

Preliminary results from a current mode CMOS front-end circuit for silicon photomultiplier detectors

Experimental results from an analog front-end channel for silicon photomultiplier detectors

A CMOS front end for a laser rangefinder with resonance-based timing discrimination

Design and characterization of a 32-channel front-end ASIC for Silicon Photo-Multiplier detectors

A fast 0.25um CMOS current-mode front-end stage for solid state detector interfaces

A novel output baseline holder circuit for CMOS front-end analog channels

A 256K CMOS EPROM

A self-triggered CMOS front-end for Silicon Photo-Multiplier detectors