NDLI: A new hardware/software partitioning technique

Content Provider	IEEE Xplore Digital Library
Author	Youness, H. Hussein, A. Mahfoz, A.
Copyright Year	2015
Description	Author affiliation: Comput. & Syst. Eng, Minia Univ., Egypt (Youness, H.; Hussein, A.) \|\| Electr. Eng., High Inst. of Eng. & Technol., Minia, Egypt (Mahfoz, A.)
Abstract	Hardware/software (HW/SW) partitioning is one of the most important issues of co-design systems, deciding which components of the system could be implemented in hardware and which ones in software. It plays a crucial role in improving the system performance. HW/SW partitioning problem is also a NP-hard problem. In this paper, a new hardware/software partitioning technique is presented to reduce the overall execution time of the system; the technique is based on dividing the task graphs into levels. In each level, the task with high computing cost and high communication cost is assigned to hardware implementation. If there is no task with the previous specifications, the technique computes granularity of each task, for the task with coarse grain is assigned to hardware implementation. Experimental results conclude that the proposed algorithm is an efficient algorithm to reduce the overall execution time and reduce hardware resources about 45% to the existing one.
Sponsorship	Ain Shams Univ.
Starting Page	113
Ending Page	118
File Size	186489
Page Count	6
File Format	PDF
e-ISBN	9781467399715
DOI	10.1109/ICCES.2015.7393030
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-12-23
Publisher Place	Egypt
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Co-design Partitioning Software algorithms Task graph Hardware Software Scheduling Partitioning algorithms Time complexity algorithm
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient algorithm for functional scheduling in hardware/software co-design

Integrated partitioning and scheduling for hardware/software co-design

A high performance algorithm for scheduling and hardware-software partitioning on MPSoCs

Allocation and scheduling of conditional task graph in hardware/software co-synthesis

Hardware/software co-design for DSP applications via the HMS framework

Graph Reduction Algorithm for Hardware/Software Partitioning

Hardware software partitioning of task graph using genetic algorithm

Efficient Algorithms for Hardware/Software Partitioning to Minimize Hardware Area

Energy-aware task partitioning and scheduling algorithm for reconfigurable processor

A new hardware/software partitioning technique

Similar Documents

Efficient algorithm for functional scheduling in hardware/software co-design

Integrated partitioning and scheduling for hardware/software co-design

A high performance algorithm for scheduling and hardware-software partitioning on MPSoCs

Allocation and scheduling of conditional task graph in hardware/software co-synthesis

Hardware/software co-design for DSP applications via the HMS framework

Graph Reduction Algorithm for Hardware/Software Partitioning

Hardware software partitioning of task graph using genetic algorithm

Efficient Algorithms for Hardware/Software Partitioning to Minimize Hardware Area

Energy-aware task partitioning and scheduling algorithm for reconfigurable processor

A new hardware/software partitioning technique