NDLI: New methodology for digital design properties extraction from simulation traces

Content Provider	IEEE Xplore Digital Library
Author	Hanafy, M. Said, H. Wahba, A.M.
Copyright Year	2015
Description	Author affiliation: Dept. of Comput. & Syst. Eng., Ain Shams Univ., Cairo, Egypt (Said, H.; Wahba, A.M.) \|\| Mentor Graphics, Cairo, Egypt (Hanafy, M.)
Abstract	This paper introduces a new methodology for digital design properties extraction from simulation traces. The innovated methodology is based on a new data mining technique guided with static analysis of the intended design. The mining engine of the proposed methodology is based on innovated Breadth-First Decision Tree (BF-DT) search algorithm. The data structure of each node in the decision tree is handled to well present sub-space of the input simulation traces data space. Besides, new features are added to BF-DT to enhance its performance in both output sequential assertions and time of search. A new static analysis technique is innovated to extract all the combinational and sequential data dependencies between the digital design signals. The mining engine is guided with these data dependencies to extract complete combinational and sequential design properties relating signals desired to extract properties for and their cone of interest signals. The contributed mining technique has been tested for bit-level designs with different sizes. The design properties generated from the mining engine completely match with all design properties covered in the input simulation traces. Plus, the generated properties are at the highest possible level of abstraction leading to the best coverage for the input data space. The simulation results show that the proposed methodology has proven superior efficiency in extracting bit-level assertions of digital design in a feasible time. The next challenge is to include word-level assertions as well.
Sponsorship	Ain Shams Univ.
Starting Page	91
Ending Page	98
File Size	326095
Page Count	8
File Format	PDF
e-ISBN	9781467399715
DOI	10.1109/ICCES.2015.7393026
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-12-23
Publisher Place	Egypt
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis coverage Protocols Design methodology static analysis mining Data mining Engines decision tree breadth-first assertion Decision trees Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Complete Properties Extraction from Simulation Traces for Assertions Auto-generation

New Methodology for Complete Properties Extraction from Simulation Traces Guided with Static Analysis

A technique for test coverage closure using goldmine.

GOLDMINE: AN INTEGRATION OF DATA MINING AND STATIC ANALYSIS FOR AUTOMATIC GENERATION OF HARDWARE ASSERTIONS (2011)

Automatic assertion extraction via sequential data mining of simulation traces

A Technique for Test Coverage Closure Using GoldMine

Mining Hardware Assertions With Guidance From Static Analysis

Study of data mining algorithm based on decision tree

A New Algorithm for Data Mining

New methodology for digital design properties extraction from simulation traces

Similar Documents

Complete Properties Extraction from Simulation Traces for Assertions Auto-generation

New Methodology for Complete Properties Extraction from Simulation Traces Guided with Static Analysis

A technique for test coverage closure using goldmine.

GOLDMINE: AN INTEGRATION OF DATA MINING AND STATIC ANALYSIS FOR AUTOMATIC GENERATION OF HARDWARE ASSERTIONS (2011)

Automatic assertion extraction via sequential data mining of simulation traces

A Technique for Test Coverage Closure Using GoldMine

Mining Hardware Assertions With Guidance From Static Analysis

Study of data mining algorithm based on decision tree

A New Algorithm for Data Mining

New methodology for digital design properties extraction from simulation traces