NDLI: Performance and Power Efficiency Analysis of the Symmetric Cryptograph on Two Stream Processor Architectures

Content Provider	IEEE Xplore Digital Library
Author	Guang Xu Hong An Gu Liu Ping Yao Mu Xu Wenting Han Xiaoqiang Li Xiurui Hao
Copyright Year	2009
Abstract	Multimedia and some scientific applications have achieved good performance on the stream processor architecture by employing the stream programming model. In order to find out the way to accelerate the symmetric cryptograph on stream processor, we implement and analyze cryptograph algorithms on different stream processors in this paper. Four cipher algorithms including RC5, AES, TWOFISH and 3DES in ECB model are implemented on three platforms, which are stream processor SPI Storm SP16-G160, NVIDIA GeForce 9800GTX, Intel Core2 dual-core processor E7300. The difference of architecture between two stream processors and the character of programming model are described. When we compare throughput rate of these applications, 9800GTX is shown with 4-30x performance improvement over E7300, SP16 achieves the highest power efficiency and obtains 15-20x increase over E7300 in Gops/Watt.
Starting Page	917
Ending Page	920
File Size	692946
Page Count	4
File Format	PDF
ISBN	9781424447176
DOI	10.1109/IIH-MSP.2009.41
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-09-12
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	stream programming model Multimedia systems GPU cryptograph Storms High performance computing Signal processing algorithms Computer architecture stream processor Streaming media accelerate Hardware Performance analysis Cryptography Acceleration power efficiency
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Framework for Stream Programming on DSP

An Event-Assisted Sequencer to Accelerate Matrix Algorithms

Architectures for multimedia signal processing

A high power efficiency reconfigurable processor for multimedia processing

Analysis and Performance Results of a fluid dynamics Application on MASA Stream Processor

Streaming Algorithms for Biological Sequence Alignment on GPUs

Media processing applications on the Imagine stream processor

Area-Efficient Parallel Reconfigurable Stream Processor for Symmetric Cryptograph

An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model

Performance and Power Efficiency Analysis of the Symmetric Cryptograph on Two Stream Processor Architectures

Similar Documents

A Framework for Stream Programming on DSP

An Event-Assisted Sequencer to Accelerate Matrix Algorithms

Architectures for multimedia signal processing

A high power efficiency reconfigurable processor for multimedia processing

Analysis and Performance Results of a fluid dynamics Application on MASA Stream Processor

Streaming Algorithms for Biological Sequence Alignment on GPUs

Media processing applications on the Imagine stream processor

Area-Efficient Parallel Reconfigurable Stream Processor for Symmetric Cryptograph

An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model

Performance and Power Efficiency Analysis of the Symmetric Cryptograph on Two Stream Processor Architectures